Method, software and system for ensuring timing between...

Details Method, software and system for ensuring timing between... Method, software and system for ensuring timing between...

2003-05-30

2010-10-26

Rossoshek, Helen (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000, C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

07823112

ABSTRACT:
A method, software, and system for placing circuit elements and routing wires. The method, software, and system generally include the steps of (a) determining a boundary condition for signal paths between components in a circuit, wherein each of the components receives a clock signal and the signal paths include n wires and (n−1) circuit elements in alternating serial communication between the components, n being 2 or more; and (b) placing the circuit elements and routing the wires between the comments and the circuit elements such that no signal path in the circuit exceeds the boundary condition. In preferred embodiments, the boundary condition is a maximum length, and the method further includes placing the clocked components in a floor plan such that no signal path can exceed the boundary condition. The present invention advantageously ensures that timing requirements for signal paths between clocked circuit components are met automatically.

REFERENCES:
patent: 5473756 (1995-12-01), Traylor
patent: 5521837 (1996-05-01), Frankle et al.
patent: 5550748 (1996-08-01), Xiong
patent: 5638291 (1997-06-01), Li et al.
patent: 5644496 (1997-07-01), Agrawal et al.
patent: 5717729 (1998-02-01), Iknaian et al.
patent: 5761078 (1998-06-01), Fuller et al.
patent: 5774380 (1998-06-01), Pickup et al.
patent: 5784600 (1998-07-01), Doreswamy et al.
patent: 5798936 (1998-08-01), Cheng
patent: 5918058 (1999-06-01), Budd
patent: 5974245 (1999-10-01), Li et al.
patent: 5987086 (1999-11-01), Raman et al.
patent: 6080201 (2000-06-01), Hojat et al.
patent: 6081656 (2000-06-01), Witt
patent: 6086631 (2000-07-01), Chaudhary et al.
patent: 6099583 (2000-08-01), Nag
patent: 6145117 (2000-11-01), Eng
patent: 6212489 (2001-04-01), Klein et al.
patent: 6230304 (2001-05-01), Groeneveld et al.
patent: 6253361 (2001-06-01), Buch
patent: 6305001 (2001-10-01), Graef
patent: 6321183 (2001-11-01), Tatsumi
patent: 6341092 (2002-01-01), Agrawal
patent: 6397170 (2002-05-01), Dean et al.
patent: 6415420 (2002-07-01), Cheng et al.
patent: 6418552 (2002-07-01), Osborn
patent: 6434731 (2002-08-01), Brennan et al.
patent: 6442739 (2002-08-01), Palermo et al.
patent: 6453446 (2002-09-01), Van Ginneken
patent: 6496965 (2002-12-01), Van Ginneken et al.
patent: 6505330 (2003-01-01), Osborn
patent: 6507941 (2003-01-01), Leung et al.
patent: 6519745 (2003-02-01), Srinivas et al.
patent: 6525587 (2003-02-01), Makino
patent: 6530065 (2003-03-01), McDonald et al.
patent: 6543041 (2003-04-01), Scheffer et al.
patent: 6553338 (2003-04-01), Buch et al.
patent: 6594807 (2003-07-01), Tetelbaum et al.
patent: 6662348 (2003-12-01), Naylor et al.
patent: 6681338 (2004-01-01), Kollipara
patent: 6694464 (2004-02-01), Quayle et al.
patent: 6725438 (2004-04-01), Van Ginneken
patent: 6785873 (2004-08-01), Tseng
patent: 6817005 (2004-11-01), Mason et al.
patent: 6842045 (2005-01-01), Shimazaki et al.
patent: 6845494 (2005-01-01), Burks et al.
patent: 6851095 (2005-02-01), Srinivasan et al.
patent: 6877143 (2005-04-01), Palermo et al.
patent: 6907590 (2005-06-01), Al-Dabagh et al.
patent: 6950998 (2005-09-01), Tuan
patent: 7032198 (2006-04-01), Sano et al.
patent: 7039887 (2006-05-01), Khalil et al.
patent: 7062425 (2006-06-01), Bell et al.
patent: 7178124 (2007-02-01), Makarov et al.
patent: 2002/0069396 (2002-06-01), Bhattacharya et al.
patent: 2002/0112220 (2002-08-01), Miller
patent: 2003/0056185 (2003-03-01), Nakajima
patent: 2003/0208736 (2003-11-01), Teng et al.
patent: 2004/0015803 (2004-01-01), Huang et al.
patent: 2004/0025129 (2004-02-01), Batchelor
patent: 2004/0049747 (2004-03-01), Yamasaki et al.
patent: 2004/0073878 (2004-04-01), Hasegawa et al.
patent: 2004/0150422 (2004-08-01), Wong
patent: 2004/0199883 (2004-10-01), Palumbo
patent: 2005/0034091 (2005-02-01), Harn
patent: 2005/0050496 (2005-03-01), Kovacs et al.
patent: 2006/0031795 (2006-02-01), Rahmat et al.
patent: 2006/0168551 (2006-07-01), Mukuno
Yang et al., “Timing-driven placement using design hierarchy guided constraint generation”, Nov. 10-14, 2002, Computer Aided Design, 2002. ICCAD 2002. IEEE/ACM International Conference on, pp. 177-180.
Swinnen et al., “Timing issues related to the automated placement and routing of high performance ASICs”, Sep. 23-27, 1991, ASIC Conference and Exhibit, Proceedings., Fourth Annual IEEE International, pp. P14-6/1-4.
Yeh et al., “Sequential delay budgeting with interconnect prediction”, Oct. 2004, Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol. 12, Issue 10, pp. 1028-1037.
Kay et al., “EWA: efficient wiring-sizing algorithm for signal nets and clock nets”, Jan. 1998, Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 17, Issue 1, pp. 40-49.
Yang et al., “Delay budgeting in sequential circuit with application on FPGA placement”, Jun. 2-6, 2003 , Design Automation Conference, 2003. Proceedings, pp. 202-207.
Zhuoyuan et al., “Incremental placement algorithm for standard-cell layout”, May 26-29, 2002, Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on, vol. 2, pp. II-883-II-886 vol. 2.
Datasheet, “CANDENCE SE-PKS,” Cadence Design Systems, Inc., San Jose, California (2002).
“Cadence Design Systems—Silicon Ensemble-PKS,” Apr. 9, 2003, http://www.cadence.com/products/sepks.html.
Datasheet, “Nano Encounter,” Cadence Design Systems, Inc., San Jose, California (2003).
“Nano Encounter,” printed Apr. 9, 2003, at http://www.cadence.com/products
anoencounter.html.
“AutoCells 2002.1 Enhancement Value Sheet,” Mentor Graphics Corp., Wilsonville OR (2002).
“OpenDoor Catalog, Avanti,” printed Apr. 9, 2003, at http://www.mentor.com/partners/opendoo/Avant.html.
“Products—SVR SC,” printed Apr. 9, 2003, at http://www.svri.com/sc.htm.
“Products—SVR FloorPlacer,” printed Apr. 9, 2003, at http://www.svri.com/floorplacer.htm.
“Products—SVR GARDS,” printed Apr. 9, 2003, at http://www.svri.com/gards.htm.
“Synopsys FlexRoute Top Level Router,” Apr. 9, 2003, at http://www.synopsys.com/products/tlr/tlr—ds.html.
“Chip Architect,” printed Apr. 9, 2003, at http://www.synopsys.com/products/designplanning/ca—ds.html.
“Synopsys Physical Synthesis,” Apr. 9, 2003, at http://www.synopsys.com/products/phy—syn/phy—syn.html.
“Products—SVR QIC/APR,” printed Apr. 9, 2003, at http://www.svri.com/qic-apr.htm.
Astro-Rail: A Comprehensive Power-Integrity Analysis, Implementation and Verification Tool; 2 Pgs.; Synopsys; www.synopsys.com; Mountain View, CA.
Advanced Clock Implementation; Blast Chip TM 3.0 User Guide; Magma Design Automation TM Incorporated; 52 Pgs; Cupertino, CA

Affiliated with

Also associated with

Rating

Method, software and system for ensuring timing between... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method, software and system for ensuring timing between..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method, software and system for ensuring timing between... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4221513