Method of verifying pseudo-code loaded in an embedded...

Details Method of verifying pseudo-code loaded in an embedded... Method of verifying pseudo-code loaded in an embedded...

2011-08-02

2011-08-02

Thai, Tuan V (Department: 2185)

Electrical computers and digital processing systems: memory

Storage accessing and control

Specific memory composition

C711S001000, C711S006000, C711S100000, C711S104000, C711S105000, C711S161000, C711S162000, C703S022000, C703S023000, C703S026000, C713S001000, C713S002000, C717S124000, C717S126000, C717S127000, C717S131000, C235S492000

Reexamination Certificate

active

07991953

ABSTRACT:
The invention relates to a verification of applications in interpreted language of the byte-code type (pseudo-code) loaded on portable electronic devices, in particular a chipcard and a method for verification of an application (31) interpreted by a virtual machine (42), said application being loaded on a portable electronic device (1), comprising at least one processor (2) and one RAM (5). The method comprises carrying out the following after loading said application in the device and before validation thereof, checks in the code of said application by means of a process carried out by the processor (2), characterized in comprising, on starting a sub-program, a step of backing up the actual verification context (200to203) in the RAM (5), a step for creation and activation of a new verification context (206to209) for the sub-program and a step for restoration of the verification context (200to203) previously backed-up.

REFERENCES:
patent: 6640279 (2003-10-01), Levy et al.
patent: 7120572 (2006-10-01), Liang
patent: 2004/0153709 (2004-08-01), Burton-Krahn
patent: 2005/0252977 (2005-11-01), Grezes et al.
patent: 2005/0277432 (2005-12-01), Viana et al.
patent: 2 797 963 (2001-03-01), None
patent: 2 797 963 (2001-03-01), None
patent: 2 840 084 (2003-11-01), None
International Search Report (Form PCT/ISA/210) issued in corres. International Patent Application No. PCT/EP2006/060676, Oct. 30, 2007, EPO, Rijswijk, NL; and English translation thereof.
English translation of Written Opinion of the International Searching Authority issued in corres. International Patent Application No. PCT/EP2006/060676.
Leroy, Xavier, “Java Bytecode Verification: Algorithms and Formalizations,”Journal of Automated Reasoning, 2003, vol. 30, No. 3-4, Kluwer Academic Publishers, NL.
French Search Report dated Nov. 11, 2005.
A. Coglio: “Simple Verification Technique for Complex Java Bytecode Subroutines” Concurrency and Computation Practice & Experience, vol. 16, No. 7, Jun. 7, 2004, pp. 647-670, XP002353719.

Affiliated with

Also associated with

Rating

Method of verifying pseudo-code loaded in an embedded... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of verifying pseudo-code loaded in an embedded..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of verifying pseudo-code loaded in an embedded... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2720435