Error detection/correction and fault detection/recovery – Data processing system error or fault handling
Reexamination Certificate
2004-08-13
2009-10-06
Baderman, Scott T (Department: 2114)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
C714S720000, C714S722000
Reexamination Certificate
active
07600161
ABSTRACT:
A method of verifying the integrity of an arithmetic logic unit (ALU) of a control module includes inputting a first test value into one of a plurality of registers of the ALU and inputting a second test value into remaining registers of the plurality of registers. A first set of operations is performed between the one of the plurality of registers and each of the remaining registers to produce a first set of results. A fault is indicated when one of the first set of results varies from a first predetermined result.
REFERENCES:
patent: 3883801 (1975-05-01), Hess
patent: 4313200 (1982-01-01), Nishiura
patent: 4339801 (1982-07-01), Hosaka et al.
patent: 4532594 (1985-07-01), Hosaka et al.
patent: 4618956 (1986-10-01), Horst
patent: 4905183 (1990-02-01), Kawaguchi et al.
patent: 5469443 (1995-11-01), Saxena
patent: 5541936 (1996-07-01), Tanaka
patent: 5619512 (1997-04-01), Kawashima et al.
patent: 5677913 (1997-10-01), Aybay
patent: 5954831 (1999-09-01), Chang
patent: 5991898 (1999-11-01), Rajski et al.
patent: 6098182 (2000-08-01), Cowan
patent: 6427160 (2002-07-01), Parks et al.
patent: 2002/0019928 (2002-02-01), Saulsbury
patent: 59033700 (1984-02-01), None
Computer Organization & Design: The Hardware/Software Interfaceb by Patterson and Hennessy Published by Morgan Kaufmann Publishers, Inc. 1997 Attached pp: title sheet, 107,140, 141.
Programming Embedded Systems in C and C++ by Michael Barr Published by O'Reilly, Jan. 1, 1999 Print ISBN-10: 1-565-92354-5.
Deriving the XOR Function version from Oct. 13, 1999, found via the WayBack Machine http://web.archive.org/web/19991013054720/http://play-hookey.com/digital/xor—function.html.
Efficient algorithms for microprocessor testing by Joshi and Hosseini Annual Reliability and Maintainability Symposium, 1998. Proceedings., Jan. 19-22, 1998 ISBN: 0-7803-4362-X.
Costin Mark H.
Hartrey Timothy J.
Krishnan Ananth
Mayhew William Robert
Peng Jinchun
Baderman Scott T
GM Global Technology Operations Inc.
Schell Joseph
LandOfFree
Method of verifying integrity of control module arithmetic... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of verifying integrity of control module arithmetic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of verifying integrity of control module arithmetic... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4083711