Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2002-05-01
2004-03-02
Smith, Matthew (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000, C703S014000, C703S027000
Reexamination Certificate
active
06701494
ABSTRACT:
TECHNICAL FIELD
The present invention is related in general to hardware description languages (HDLs) and in particular to a method of performing testbench tests in a HDL to avoid task collisions.
BACKGROUND INFORMATION
Hardware description languages (HDLs) are high level languages used to design, test, and document electronic systems. HDLs allow designers to design at various levels of abstraction. There are several HDLs currently in use. Among them are Verilog and VHDL.
When designing a field programmable gate array (FPGA), an applications specific integrated circuit (ASIC), or other logic device, a simulation environment that includes a “testbench” and the design under test (DUT) must be created. This environment allows tests to be generated to check the functionality of the logic device that has been created in the HDL. In many instances these tests, which are usually written in the same HDL as the DUT, must communicate with the logic device through a common interface such as a microprocessor interface. The logic device may have many internal blocks of unrelated logic, but must interface through the microprocessor interface, which can present a bottleneck. For example, if two tests are run at the same time, both tests may call tasks that attempt to access the microprocessor interface at the same time, which can cause a test bench task collision. If this occurs, the results can be undeterminable. The present invention provides a method to run concurrent tests on a logic device under test and avoid the problem of task collisions, thus resulting in considerable time savings in the HDL design process.
REFERENCES:
patent: 4760330 (1988-07-01), Lias, Jr.
patent: 5974241 (1999-10-01), Fusco
patent: 6134516 (2000-10-01), Wang et al.
patent: 6339837 (2002-01-01), Li
patent: 6389379 (2002-05-01), Lin et al.
patent: 6487704 (2002-11-01), McNamara et al.
patent: 6498999 (2002-12-01), Reise
patent: 6513143 (2003-01-01), Bloom et al.
patent: 2002/0083420 (2002-06-01), Zammit et al.
patent: 2002/0161564 (2002-10-01), Baco
Giddens L. Grant
Munoz Ronald R.
ADC DSL Systems Inc.
Fogg and Associates LLC
Liu Andrea
Lundberg Scott V.
LandOfFree
Method of using testbench tests to avoid task collisions in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of using testbench tests to avoid task collisions in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of using testbench tests to avoid task collisions in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3210168