Electrical computers and digital processing systems: memory – Address formation – Address mapping
Reexamination Certificate
2006-06-27
2006-06-27
Anderson, Matthew D. (Department: 2186)
Electrical computers and digital processing systems: memory
Address formation
Address mapping
C711S006000, C711S206000, C711S209000
Reexamination Certificate
active
07069412
ABSTRACT:
A plurality of virtual memory spaces is implemented in a computer system designed to be binary-compatible with one or a plurality of foreign architectures. A single primary virtual memory space, designated as the native VM space, contains native codes directly executable by the host microprocessor, such as the binary translated codes and the binary translation process/system itself. One or a plurality of secondary virtual memory spaces, designated as the foreign VM space(s), contain foreign data and codes (to be translated into binary translated codes in the primary VM space) only, hence encompassing no native code executable by the host microprocessor directly. In one embodiment, each foreign architecture supported by the host microprocessor through the binary translation process is provided its own secondary VM space; hence the number of the secondary VM spaces supported equals the number of the foreign architectures supported. While all VM spaces are directly supported by the host microprocessor MMU hardware including, for example, corresponding address translation schemes and exception delivery, their properties may differ significantly, allowing for the primary VM to exploit the host microprocessor architecture benefits to the fullest possible extent at the same time as the secondary VM spaces mimic VM spaces of the corresponding foreign microprocessor architectures. After corresponding address translation, addresses from both the primary and the secondary VM space(s) are mapped to a single physical address space of the host microprocessor.
REFERENCES:
patent: 5404478 (1995-04-01), Arai et al.
patent: 5560013 (1996-09-01), Scalzi et al.
patent: 5627987 (1997-05-01), Nozue et al.
patent: 5781750 (1998-07-01), Blomgren et al.
patent: 5875336 (1999-02-01), Dickol et al.
patent: 5893931 (1999-04-01), Peng et al.
patent: 5958061 (1999-09-01), Kelly et al.
patent: 6212614 (2001-04-01), Hoerig et al.
patent: 6223256 (2001-04-01), Gaither
patent: 6751583 (2004-06-01), Clarke et al.
Diefendorff, Keith: “The Russians are coming”; Microprocessor Report, vol. 13, No. 2; pp. 1-7; Feb. 15, 1999.
Ebcioglu et al.: “DAISY: Dynamic compilation for 100% architectural Compatibility”; Computer Architecture News, vol. 25, No. 2; pp. 26-37; May 1997.
Hesseldahl, Arik: “The Rusians are coming?”.
Silberman, Gabriel M. and Kemal Ebcioglu: “An architectural framework for supporting heterogenous instruction-set architectures”; IEEE; pp. 39-56 (Jun. 1993).
Sites, Richard L. et al.: “Binary translation”; Communications of the ACM, vol. 36, No. 2; pp. 69-81; Feb. 1993.
Babaian Boris A.
Ermolovich Alexander V.
Khvatov Roman A.
Anderson Matthew D.
Elbrus International
Patel Hetul
Townsend & Townsend & Crew LLP
LandOfFree
Method of using a plurality of virtual memory spaces for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of using a plurality of virtual memory spaces for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of using a plurality of virtual memory spaces for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3659631