Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Patent
1998-05-21
2000-01-11
Chan, Eddie P.
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
711154, 395712, G06F 1202, G06F 944
Patent
active
060147253
DESCRIPTION:
BRIEF SUMMARY
FIELD OF THE INVENTION
The invention relates to a method of updating the contents of the electronic memory of an electronic apparatus, where the up-to-date memory contents are transmitted to the memory of the electronic apparatus from a data processing system which has the up-to-date memory contents and is connected to the electronic apparatus via a serial interface.
BACKGROUND INFORMATION
IBM Technical Disclosure Bulletin, vol. 37, no. 03, March 1994, page 503 describes a conventional method of updating the erasable programmable read-only memory of an electronic device. With this conventional method, an additional erasable programmable read-only memory module is used which initiates communication with a data processing system connected to it for updating the memory contents of the first erasable programmable read-only memory module. Then a new program code is loaded into a large buffer (which may be RAM) via the additional read-only memory module, and the one read-only memory module is also erased. Then the new program code is loaded from the large buffer into the one read-only memory module.
SUMMARY OF THE INVENTION
An object of the present invention is to provide a method of updating the contents of an electronic memory. The contents of an electronic memory designed as an erasable programmable read-only memory of an electronic apparatus can also be updated.
This object is achieved according to the present invention with a method where program code corresponding to the program code and the program code loaded into the random-access memory are loaded into a random-access memory provided with the erasable programmable read-only memory of the electronic apparatus, and the program code loaded into the random-access memory is activated, thus initiating communication between this memory and the data processing system. Initiation of communication causes the erasable programmable read-only memory to be erased, and the up-to-date memory contents are loaded from the memory of the data processing system into the erasable programmable read-only memory, and the data processing system causes a RESET to occur.
An advantage of the method according to the present invention is that the contents of an erasable programmable read-only memory can be updated with it even when loaded with all or part of the program code of the electronic apparatus. This does not require the replacement of the respective erasable programmable read-only memory in the electronic apparatus, nor is any other hardware measure necessary to update the memory contents in the method according to the present invention.
In an exemplary embodiment of the method according to the present invention, an EPROM with at least one area that can be excluded from erasing is used as the erasable programmable read-only memory, and communication between the EPROM and the data processing system takes place using a subprogram that is stored in the area of the EPROM that can be excluded from erasing. The advantage of this method is that, in a state in which the EPROM has already been erased and the RAM has also been unloaded due to a power failure, for example, communication from the electronic apparatus or the EPROM to the data processing system can be established with the help of the program stored in the area excluded from erasing, so that the method of updating the memory contents of the EPROM can also be readily begun again even in the above-mentioned state of the memory of the electronic apparatus.
BRIEF DESCRIPTION OF THE DRAWINGS
FIGS. 1-6 show a schematic sequence of a method according to the present invention.
DETAILED DESCRIPTION OF THE INVENTION
FIG. 1 shows a personal computer 1 as the data processing system in whose memory area 2 there is loaded a code 3, among other things, which is provided for reprogramming an erasable programmable read-only memory 4, designed as a flash EPROM, of an electronic apparatus 5; electronic apparatus 5 may be, for example, a protection apparatus for detecting faults in electronic power supply equipment. Memory area
REFERENCES:
patent: 5456692 (1995-10-01), Smith, Jr. et al.
patent: 5623604 (1997-04-01), Russell et al.
patent: 5630139 (1997-05-01), Ozaki
patent: 5659801 (1997-08-01), Kopsaftis
patent: 5778070 (1998-07-01), Mattison
patent: 5802268 (1998-09-01), Fisher et al.
patent: 5905921 (1999-05-01), Miyazawa
"Method of Updating Microcode in a Peripheral System", IBM Technical Disclosure Bulletin, Armonk, New York, USA, vol. 37, No. 3, Mar. 1994, p. 503.
"Downloadsd through Serial Interfaces", Karl Wagner, Design and Electronics, UB/TIB Hannover, No. 12, Jun. 18, 1993, pp. 36-37.
"Initializing RAM Variables", W. Chan, Design and Electronics, UB/TIB Hannover, No. 15, Jul. 16, 1991, pp. 56-58, and 60.
Kind Roland
Westermann Frank
Chan Eddie P.
Ellis Kevin L.
Siemens Aktiengesellschaft
LandOfFree
Method of up-dating the contents of the electronic memory of an does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of up-dating the contents of the electronic memory of an , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of up-dating the contents of the electronic memory of an will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1470640