Semiconductor device manufacturing: process – Formation of semiconductive active region on any substrate – Amorphous semiconductor
Reexamination Certificate
2007-03-27
2007-03-27
Weiss, Howard (Department: 2814)
Semiconductor device manufacturing: process
Formation of semiconductive active region on any substrate
Amorphous semiconductor
C257S066000
Reexamination Certificate
active
10681509
ABSTRACT:
A method to create a polysilicon layer with large grains and uniform grain density is described. A first amorphous silicon layer is formed. A crystallizing agent is selectively introduced in a substantially symmetric pattern, preferably symmetric in two dimensions, across an area of the first amorphous layer. The crystallizing agent may be, for example, silicon nuclei, germanium, or laser energy. A mask layer is formed on the amorphous silicon layer, and holes etched in the mask layer in a symmetric pattern to expose the amorphous layer to, for example, silicon nuclei or germanium) only in the holes. The mask layer is removed and a second amorphous layer formed on the first. If laser energy is used, no mask layer or second amorphous layer is generally used. The wafer is annealed to form a polysilicon layer with substantially no amorphous silicon remaining between the grains.
REFERENCES:
patent: 5457058 (1995-10-01), Yonehara
patent: 5821152 (1998-10-01), Han et al.
patent: 5923968 (1999-07-01), Yamazaki et al.
patent: 6146966 (2000-11-01), Hirota et al.
patent: 6204156 (2001-03-01), Ping
patent: 6346437 (2002-02-01), Maekawa et al.
patent: 6383899 (2002-05-01), Voutsas
patent: 6727514 (2004-04-01), Park et al.
patent: 6881994 (2005-04-01), Lee et al.
patent: 2002/0028541 (2002-03-01), Lee et al.
patent: 2004/0235276 (2004-11-01), Lin
Banerjee, Aditi.,et al. ,“Fabrication and Performance of Selective HSG Storage Cells for 256 Mb and 1Gb DRAM Applications”,IEEE Transactions on Electron Devices, vol. 47, No. 3, (Mar. 2000), 584-592.
Bo, Xiang-Zheng.,et al. ,“Spatially selective single-grain silicon films induced by hydrogen plasma seeding”,J. Vac. Sci. Technol. B 20(3), (May/Jun. 2002).
Dahlheimer, C..E. ,et al. ,“Laser-Interference Crystallization of Amorphous Silicon”, 54-55.
Oh, Chang-Ho.,et al. ,“A Proposed Single Grain-Boundry Thin-Film Transistor”,IEEE Electron Device Letters, vol. 22, No. 1, (Jan. 2001),20-22.
Song, I.H. ,et al. ,“A New Multi-Channel Dual-Gate Poly-Si TFT Employing Excimer Laser Annealing Recrystallization on pre-patterned a-Si thin Film”, 0-7803-7463-X02 (C) 2002IEEE, (2002).
Subramanian, Vivek.,et al. ,“Controlled Two-Step Solid-Phase Crystallization for High-Performance Polysilicon TFTs”,IEEE Electron Device Lettersvol. 18 Issue: 8, Aug. 1997, 378-381.
Yamauchi, N.,et al. ,“Polycrystalline silicon thin films processed with silicon ion implantation and subsequent solid-phase crystallization: Theory, experiments, and thin-film transistor applications”,Journal of Applied Physics, vol. 75, (1994),3235-3257.
Cleeves James M.
Gu Shuo
Sandisk 3D LLC
Vierra Magen Marcus & DeNiro LLP
Weiss Howard
LandOfFree
Method of uniform seeding to control grain and defect... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of uniform seeding to control grain and defect..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of uniform seeding to control grain and defect... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3746717