Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of... – Insulative material deposited upon semiconductive substrate
Patent
1994-12-28
1999-02-23
Bowers, Jr., Charles L.
Semiconductor device manufacturing: process
Coating of substrate containing semiconductor region or of...
Insulative material deposited upon semiconductive substrate
438787, 438790, 438788, 438789, B05D 306
Patent
active
058743677
DESCRIPTION:
BRIEF SUMMARY
BACKGROUND OF THE INVENTION
This invention relates to a method for treating a semi-conductor wafer and in particular, but not exclusively, to what is known as planarisation.
It is common practice in the semi-conductor industry to lay down layers of insulating material between conducting layers in order to prevent short circuits. If a layer of insulating material is simply deposited in the normal way undulations begin to build up as the layers pass over the metallic conductors which they are designed to insulate. Various techniques have been developed to try to overcome this problem by filling the trenches or valleys between the conductors to a height above the top of the conductors so that after treatment a generally planar layer exists on the top of the wafer. One example of such a technique is to spin on layers of polyimide to smooth out the surfaces. However, in practice, narrow trenches tend to be incompletely filled whilst wide valleys are not fully levelled. As the 2-D dimensions of devices are reduced, these problems are accentuated.
SUMMARY OF THE INVENTION
One aspect the invention consists in a method of treating a semi-conductor wafer comprising, depositing a liquid short-chain polymer having the general formula Si.sub.x (OH).sub.y or Si.sub.x H.sub.y (OH).sub.z on the wafer to form a generally planar layer.
The reference to the polymer being liquid is simply intended to indicate that it is neither gaseous nor solidified at the moment of deposition.
Another aspect the invention consists in a method of treating a semi-conductor wafer in a chamber including, introducing into the chamber a silicon-containing gas or vapour and a compound, containing peroxide bonding, in vapour form, reacting the silicon-containing gas or vapour with the compound to form a short-chain polymers on the wafer to form a generally planar layer.
The silicon-containing gas or vapour may be inorganic and preferably is silane or a higher silane, which may be introduced into the chamber with an inert carrier gas, for example nitrogen. The compound may be, for example, hydrogen peroxide or ethandiol.
The method may further comprise removing water and/or OH from the layer. For example the layer may be exposed to a reduced pressure and/or exposed to a low power density plasma, which may heat the layer to 40.degree. to 120.degree. C.
The method may further comprise forming or depositing an under layer prior to the deposition of the polymer. This under layer may be silicon dioxide and may have a thickness of between 1000 and 3000 .ANG.. It may for example be 2000 .ANG. thick. The under layer may conveniently be deposited by plasma enhanced chemically vapour deposition. Either the under layer and/or the wafer may be pre-treated by, for example a plasma, to removing contaminants. In that case it may be pretreated with a plasma, for example using oxygen as a reactive gas.
Similarly the surface of the deposited polymer layer may be treated in a plasma using a reactive oxygen gas in order to enhance chain lengthening and cross-linking within the polymer. This gas could be, for example, oxygen, nitrogen or hydrogen peroxide vapour and other gases may be appropriate. The plasma has a heating effect which enhances crosslinking, but there may also be a radiation effect from the various gases. This chain linking may alternatively be catalysed by exposing the polymer layer to UV light, x-rays or ion bombardment. However, in many applications acceleration of chain linking may not be desirable; instead it may be desirable for the polymer molecule particles to settle before significant chain linking occurs.
The method may further comprise depositing or forming a capping layer on the surface of the deposited layer. This capping layer may be silicon dioxide. The capping layer is deposited after a proportion of the condensation reactions have occured and water has been removed from the layer.
The method may further comprise heating the polymer layer and this heating preferably takes place after capping. The polymer layer may be heated to between
REFERENCES:
patent: 4494303 (1985-01-01), Celler et al.
patent: 4759993 (1988-07-01), Pai et al.
patent: 4812325 (1989-03-01), Ishihara et al.
patent: 5314724 (1994-05-01), Tsukune et al.
patent: 5360646 (1994-11-01), Morita
patent: 5618745 (1997-04-01), Kita
patent: 5627391 (1997-05-01), Shimada et al.
Bowers Jr. Charles L.
Nguyen T.
Trikon Technologies Limited
LandOfFree
Method of treating a semi-conductor wafer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of treating a semi-conductor wafer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of treating a semi-conductor wafer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-306639