Static information storage and retrieval – Read/write circuit – Testing
Reexamination Certificate
2003-04-02
2004-09-14
Auduong, Gene N. (Department: 2818)
Static information storage and retrieval
Read/write circuit
Testing
C365S149000
Reexamination Certificate
active
06791891
ABSTRACT:
TECHNICAL FIELD OF THE INVENTION
The present invention relates to nonvolatile programmable semiconductor memory that utilizes the breakdown of thin oxide as the programming mechanism, and more particularly, to a method for determining the programming viability of the thin oxide for programming.
BACKGROUND OF THE INVENTION
Nonvolatile memory retains stored data when power is removed, which is desirable in many different types of electronic devices. One commonly available type of nonvolatile memory is the programmable read-only memory (“PROM”), which uses word line —bit line crosspoint elements such as fuses, anti-fuses, and trapped charge devices such as the floating gate avalanche injection metal oxide semiconductor (“FAMOS”) transistor to store logical information.
Improvements in the various processes used for fabricating the various types of nonvolatile memory tend to lag improvements in widely used processes such as the advanced CMOS logic process. For example, processes for devices such as flash EEPROM devices tend to use 30% more mask steps than the standard advanced CMOS logic process to produce the various special regions and structures required for the high voltage generation circuits, the triple well, the floating gate, the ONO layers, and the special source and drain junctions typically found in such devices. Accordingly, processes for flash devices tend to be one or two generations behind the standard advanced CMOS logic process and about 30% more expensive on a cost-per-wafer basis. As another example, processes for antifuses must be suitable for fabricating various antifuse structures and high voltage circuits, and so also tend to be about one generation behind the standard advanced CMOS process.
Generally, great care is taken in the fabrication of the silicon dioxide layer used in metal-oxide-silicon (MOS) devices such as capacitors and transistors. The high degree of care is necessary to ensure that the silicon dioxide layer is not stressed during manufacture or subsequent normal operation of the integrated circuit, so that the desired device characteristics are attained and are stable over time. One example of how much care is taken during fabrication is disclosed in U.S. Pat. No. 5,241,200 to Kuroda, which discloses the use of a diffused layer and a shunt to discharge charges accumulated in the word line during a wafer fabrication process. Avoiding this charge accumulation ensures that a large electric field is not applied to the gate insulating film, so that variations in the characteristics of transistors using the word line as their gate wiring line and degradation and breakdown of the gate insulating film are prevented.
An example of how much care is taken in circuit design to avoid stressing the silicon dioxide layer of a transistor during normal circuit operation is disclosed in U.S. Pat. No. 6,249,472 to Tamura et al. Tamura et al. disclose an antifuse circuit having an antifuse in series with a p-channel MOS transistor in one embodiment and in series with an n-channel MOS transistor in another embodiment. While the antifuse is fabricated without the additional film manufacturing processes typically required for fabricating antifuse circuits, Tamura et al. poses another problem. When the antifuse is shorted out, the series-connected transistor is exposed to a high voltage sufficient to break down the silicon dioxide layer of the transistor. Tamura et al. disclose the addition of another transistor to the circuit to avoid exposing the first transistor to the break down potential.
The observations above generally indicate that there are still disadvantages with each of the prior art memory technologies. Even where new memory technologies are developed that traverse the disadvantages of previous memories, these new memory technologies may be slow in being adopted. One reason is that there is skepticism as to the quality of the memory cells. In particular, there is skepticism as to whether each cell can be reliably programmed.
REFERENCES:
patent: 3634929 (1972-01-01), Yoshida et al.
patent: 4322822 (1982-03-01), McPherson
patent: 4488262 (1984-12-01), Basire et al.
patent: 4490900 (1985-01-01), Chiu
patent: 4502208 (1985-03-01), McPherson
patent: 4507757 (1985-03-01), McElroy
patent: 4543594 (1985-09-01), Mohsen et al.
patent: 4546273 (1985-10-01), Osman
patent: 4599705 (1986-07-01), Holmberg et al.
patent: 4613886 (1986-09-01), Chwang
patent: 4677742 (1987-07-01), Johnson
patent: 4758986 (1988-07-01), Kuo
patent: 4794562 (1988-12-01), Kato et al.
patent: 4823181 (1989-04-01), Mohsen et al.
patent: 4876220 (1989-10-01), Mohsen et al.
patent: 4899205 (1990-02-01), Hamdy et al.
patent: 4943538 (1990-07-01), Mohsen et al.
patent: 4962342 (1990-10-01), Mead et al.
patent: 5138410 (1992-08-01), Takebuchi
patent: 5150179 (1992-09-01), Gill
patent: 5303185 (1994-04-01), Hazani
patent: 5304871 (1994-04-01), Dharmarajan et al.
patent: 5323342 (1994-06-01), Wada et al.
patent: 5412244 (1995-05-01), Hamdy et al.
patent: 5477499 (1995-12-01), Van Buskirk et al.
patent: 5496756 (1996-03-01), Sharma et al.
patent: 5576568 (1996-11-01), Kowshik
patent: 5578848 (1996-11-01), Kwong et al.
patent: 5586270 (1996-12-01), Rotier et al.
patent: 5587603 (1996-12-01), Kowshik
patent: 5600265 (1997-02-01), El Gamal et al.
patent: 5650336 (1997-07-01), Eriguchi et al.
patent: 5675541 (1997-10-01), Leterrier
patent: 5675547 (1997-10-01), Koga
patent: 5745417 (1998-04-01), Kobayashi et al.
patent: 5825200 (1998-10-01), Kolze
patent: 5825201 (1998-10-01), Kolze
patent: 5880512 (1999-03-01), Gordon et al.
patent: 5909049 (1999-06-01), McCollum
patent: 5929482 (1999-07-01), Kawakami et al.
patent: 5986931 (1999-11-01), Caywood
patent: 5986939 (1999-11-01), Yamada
patent: 6016268 (2000-01-01), Worley
patent: 6034893 (2000-03-01), Mehta
patent: 6040968 (2000-03-01), Duvvury et al.
patent: 6047243 (2000-04-01), Bang et al.
patent: 6064595 (2000-05-01), Logie et al.
patent: 6077719 (2000-06-01), Koike
patent: 6084428 (2000-07-01), Kolze et al.
patent: 6097077 (2000-08-01), Gordon et al.
patent: 6157568 (2000-12-01), Schmidt
patent: 6166954 (2000-12-01), Chern
patent: 6198652 (2001-03-01), Kawakubo et al.
patent: 6214666 (2001-04-01), Mehta
patent: 6215140 (2001-04-01), Reisinger et al.
patent: 6218274 (2001-04-01), Komatsu
patent: 6232631 (2001-05-01), Schmidt et al.
patent: 6249809 (2001-06-01), Bro
patent: 6282123 (2001-08-01), Mehta
patent: 6294809 (2001-09-01), Logie
patent: 6297103 (2001-10-01), Ahn et al.
patent: 6304666 (2001-10-01), Warren et al.
patent: 6337250 (2002-01-01), Furuhata
patent: 6351428 (2002-02-01), Forbes
patent: 6421293 (2002-07-01), Candelier et al.
patent: 6431456 (2002-08-01), Nishizawa et al.
patent: 6456535 (2002-09-01), Forbes et al.
patent: 6459634 (2002-10-01), Sher
patent: 6556481 (2003-04-01), Hsu et al.
patent: 6602729 (2003-08-01), Lin
patent: 6700151 (2004-03-01), Peng
patent: 2001/0003374 (2001-06-01), Bohmer et al.
patent: 0 295 935 (1988-12-01), None
patent: 61292295 (1986-12-01), None
Miranda, Enrique et al; Analytic Modeling of LEakage Current Through Multiple Breakdown Paths in SiO2 Films; 39thAnnual International Reliability Physics Symposium; Orlando, FL 2001.
Lombardo, S. et al., Softening of Breakdown in Ultra-Thin Gate Oxide nMOSFET's at Low Inversion Layer Density; 39thAnnual International Reliability Physics Symposium; Orlando, FL 2001.
Wu, E.W. et al; Voltage-Dependent Voltage-Acceleration of Oxide Breakdown for Ultra-Thin Oxides; IEEE, 2000.
Rasras, Mahmoud et al; Substrate Hole Current Origin After Oxide Breakdown; IEEE, 2000.
Sune, Jordi et al; Post Soft Breakdown Conduction in SiO2 Gate Oxides; IEEE, 2000.
DeGraaf, C., et al, A Novel High-Density Low-Cost Diode Programmable Read Only Memory, IEEE, 1996.
Fong David
Liu Zhongshan
Luan Harry Shengwen
Peng Jack Zezhong
Wang Jianguo
Auduong Gene N.
Kilopass Technologies, Inc.
Perkins Coie LLP
LandOfFree
Method of testing the thin oxide of a semiconductor memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of testing the thin oxide of a semiconductor memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of testing the thin oxide of a semiconductor memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3186157