Error detection/correction and fault detection/recovery – Pulse or data error handling – Skew detection correction
Reexamination Certificate
2007-10-30
2007-10-30
Kerveros, James C. (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Skew detection correction
Reexamination Certificate
active
10936533
ABSTRACT:
A method of testing a semiconductor apparatus includes a step of dividing a region in the semiconductor apparatus into a plurality of divided regions, a step of extracting all of paths starting at registers and terminating at other registers present in the respective divided regions as candidate paths, a step of calculating delay times in signal transmissions of the candidate paths and selecting the candidate path having a maximum delay time in each divided region as a critical path, and a step of conducting a delay test for the critical path in each divided region to thereby accurately screen the semiconductor apparatus.
REFERENCES:
patent: 4656592 (1987-04-01), Spaanenburg et al.
patent: 6578183 (2003-06-01), Cheong et al.
patent: 6708139 (2004-03-01), Rearick et al.
patent: 6769110 (2004-07-01), Katoh et al.
patent: 7065683 (2006-06-01), Sluiter et al.
patent: 2002/0129310 (2002-09-01), Shin
patent: 2003/0105999 (2003-06-01), Koss et al.
patent: 2005/0034091 (2005-02-01), Harn
Kerveros James C.
McDermott Will & Emery LLP
LandOfFree
Method of testing semiconductor apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of testing semiconductor apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of testing semiconductor apparatus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3829709