Error detection/correction and fault detection/recovery – Pulse or data error handling – Memory testing
Reexamination Certificate
2011-03-22
2011-03-22
Chung, Phung M (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Memory testing
Reexamination Certificate
active
07913129
ABSTRACT:
A method of testing an electronic circuit having a plurality of data transfer operators operating on memory resources defining a shared memory space is described. According to at least one embodiment, the shared memory space is initialized by writing data items to the shared memory space, and each data item is unique in the shared memory space. All or some of the shared memory space is partitioned into a plurality of disjoint memory blocks, the memory blocks being organized into one or more groups of blocks, each memory block belongs to one of the groups, and all memory blocks of the same group have the same size. A test scenario comprising at least one data transfer operation is executed, and the content of the shared memory space is verified.
REFERENCES:
patent: 4298958 (1981-11-01), Takaki et al.
patent: 4825360 (1989-04-01), Knight, Jr.
patent: 6381682 (2002-04-01), Noel et al.
patent: 6665777 (2003-12-01), West
patent: 7167405 (2007-01-01), Wong et al.
patent: 7623391 (2009-11-01), Wong et al.
patent: 0919917 (1999-06-01), None
patent: 01251400 (1989-10-01), None
patent: WO 88/09554 (1988-12-01), None
Chung Phung M
Lowe Hauptman & Ham & Berner, LLP
Thales
LandOfFree
Method of testing data paths in an electronic circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of testing data paths in an electronic circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of testing data paths in an electronic circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2746475