Semiconductor device manufacturing: process – Chemical etching – Combined with coating step
Reexamination Certificate
2007-07-17
2007-07-17
Norton, Nadine G. (Department: 1765)
Semiconductor device manufacturing: process
Chemical etching
Combined with coating step
C438S703000, C438S706000
Reexamination Certificate
active
10713764
ABSTRACT:
A method facilitates generally simultaneously fabricating a number of shallow trench isolation structures such that some selected ones of the shallow trench isolation structures have rounded corners and other selected ones of the shallow trench isolation structures do not have rounded corners. The method includes forming patterned photoresist over a hard mask so that portions of the hard mask are exposed over a portion of a cell region and over a portion of a periphery region, and then removing the exposed hard mask layer in the periphery region while removing a portion of the exposed hard mask layer in the cell region. A trench having rounded corners is then partially formed in the periphery region and more of the hard mask layer is removed in the cell region, before the trench in the periphery region is deepened while a trench in the cell region is formed.
REFERENCES:
patent: 6855591 (2005-02-01), Kim
Kong, Method for forming isolating region of semiconductor device, Jun. 27, 2002, English Abstract of KR2002050468, 3 pages.
Macronix International Co. Ltd.
Norton Nadine G.
Stout, Uxa Buyan & Mullins, LLP
Umez-Eronini Lynette T.
LandOfFree
Method of simultaneously fabricating isolation structures... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of simultaneously fabricating isolation structures..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of simultaneously fabricating isolation structures... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3757681