Method of simplifying a circuit for equivalence checking

Details Method of simplifying a circuit for equivalence checking Method of simplifying a circuit for equivalence checking

2007-10-23

2007-10-23

Dinh, Paul (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000, C716S030000, C716S030000, C703S015000, C327S158000, C327S161000, C327S280000

Reexamination Certificate

active

10912985

ABSTRACT:
A method of simplifying a logic circuit for enabling cycle-by-cycle equivalence checking is provided. To accomplish this, first, a logic circuit is identified to be a variable delay circuit or a fixed delay circuit. If the logic circuit is a variable delay circuit, it is converted to a fixed delay circuit by using additional circuitry to obtain a fixed delay circuit. If the fixed delay circuit is a logic circuit that performs multiple cycle computations, it is converted to a logic circuit that performs the same computation in a single cycle. Circuit acceleration includes concatenating multiple copies of the fixed delay circuit. After performing circuit acceleration on all sub-circuits in the fixed delay circuit, a combined accelerated circuit is obtained. Thereafter, redundant flip-flops are identified and removed from the combined accelerated circuit and the combined accelerated circuit is optimized.

REFERENCES:
patent: 4879505 (1989-11-01), Barrow et al.
patent: 5545977 (1996-08-01), Yamada et al.
patent: 5576997 (1996-11-01), Masuda et al.
patent: 5717697 (1998-02-01), Yin
patent: 6065126 (2000-05-01), Tran et al.
patent: 6066794 (2000-05-01), Longo
patent: 6087868 (2000-07-01), Millar
patent: 6091259 (2000-07-01), DeLange
patent: 6247163 (2001-06-01), Burch et al.
patent: 6301191 (2001-10-01), Ooishi
patent: 6301553 (2001-10-01), Burgun et al.
patent: 6496955 (2002-12-01), Chandra et al.
patent: 6598171 (2003-07-01), Farmwald et al.
patent: 6600352 (2003-07-01), Miyamoto
patent: 6606588 (2003-08-01), Schaumont et al.
patent: 6930516 (2005-08-01), Gabara
patent: 7109760 (2006-09-01), Lin
patent: 7117143 (2006-10-01), Wang et al.
patent: 7119591 (2006-10-01), Lin
patent: 2002/0075048 (2002-06-01), Miyamoto
patent: 2004/0135992 (2004-07-01), Munro
patent: 2004/0227554 (2004-11-01), Park
patent: 2006/0114040 (2006-06-01), Sasaki
patent: 11031948 (1999-02-01), None
patent: 2002152018 (2002-05-01), None

Affiliated with

Also associated with

Rating

Method of simplifying a circuit for equivalence checking does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of simplifying a circuit for equivalence checking, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of simplifying a circuit for equivalence checking will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3866021