Method of selectively building redundant logic structures to...

Details Method of selectively building redundant logic structures to... Method of selectively building redundant logic structures to...

2006-11-07

2006-11-07

Dinh, Paul (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

07134104

ABSTRACT:
A new hardware description language (HDL) extension at the register-transfer level (RTL) for designating particular logic functions as fault tolerant and a method of implementing a fault redundant scheme for the fault tolerant logic functions. Code (20) is written in VHDL at the RTL and includes instructions for adding the operator “FT” to certain logic functions. Logic functions that include the FT operator are considered critical functions, i.e., fault tolerant. By including the FT operator, a logic synthesis tool is alerted to the functions that have been designated as fault tolerant. As a result, the preprogrammed logic synthesis tool causes the design of the IC to include a fault redundant scheme (30) for the logic functions that include the FT operator. Fault redundant scheme (30) includes three copies of the logic function, i.e., Copy A (32), Copy B (34), and Copy C (36), as well as a majority voter38.

REFERENCES:
patent: 4517639 (1985-05-01), Ferrell et al.
patent: 4583224 (1986-04-01), Ishii et al.
patent: 4964126 (1990-10-01), Musicus et al.
patent: 5144230 (1992-09-01), Katoozi et al.
patent: 5159598 (1992-10-01), Welles et al.
patent: 5883809 (1999-03-01), Sullivan et al.
patent: 5903717 (1999-05-01), Wardrop
patent: 5907671 (1999-05-01), Chen et al.
patent: 5923830 (1999-07-01), Fuchs et al.
patent: 5931959 (1999-08-01), Kwiat
patent: 6311317 (2001-10-01), Khoche et al.
patent: 6526559 (2003-02-01), Schiefele et al.
patent: 6857110 (2005-02-01), Rupp et al.
patent: 6904576 (2005-06-01), Ng et al.
patent: 2004/0015735 (2004-01-01), Norman

Affiliated with

Also associated with

Rating

Method of selectively building redundant logic structures to... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of selectively building redundant logic structures to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of selectively building redundant logic structures to... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3664140