Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Patent
1997-12-04
2000-09-05
Lintz, Paul R.
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
G01R 3102
Patent
active
061136468
ABSTRACT:
A probe card design method is described which optimizes the number of die probed per touchdown and minimizes the number of steps required to test an integrated circuit wafer. The method analyses rows of a wafer in sets. Assuming a specific probe card matrix, the number of touchdown steps required for each set is determined and a total number of touchdown steps required for the wafer is determined. This method is repeated for a plurality of probe card matrixes. The size of the first set can be varied to determine an optimum offset which reduces the number of touchdown steps required to test the wafer. Each set is analyzed by dividing the longest row of the set by the width of the probe card matrix and rounding a result up to the nearest integer. The result of each set is summarized to indicate a minimum number of touchdowns required to test a wafer. A probe card matrix design can be selected based upon the minimum number of touchdowns, number of test sites in a probe card matrix, and a physical size of the matrixes.
REFERENCES:
patent: 5491427 (1996-02-01), Ueno
patent: 5736850 (1998-04-01), Legal
patent: 5806181 (1998-09-01), Khandros
Do Thuan
Lintz Paul R.
Micro)n Technology, Inc.
LandOfFree
Method of selecting layout of integrated circuit probe card does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of selecting layout of integrated circuit probe card, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of selecting layout of integrated circuit probe card will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2207615