Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-12-05
2006-12-05
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
07146591
ABSTRACT:
The present disclosure is directed to a method of selecting cells in an integrated circuit for logic restructuring of an original design. The original design includes a set of parameters. The method includes forming a restructuring set that will include the selected cells for logic restructuring, and a candidate set. The restructuring set includes restructuring cells with an initial cell. The restructuring set is adapted to accept additional cells identified as restructuring cells. The candidate set is adapted to include candidate cells, where each candidate cell in the candidate set is connected to at least one of the restructuring cells in the restructuring set. The candidate set is adapted to remove candidate cells from the candidate set. The restructuring set is adapted to accept selected removed candidate cells as identified restructuring cells if a corresponding parameter is included in the set of parameters.
REFERENCES:
patent: 5524082 (1996-06-01), Horstmann et al.
patent: 5726903 (1998-03-01), Kerzman et al.
patent: 6260179 (2001-07-01), Ohsawa et al.
patent: 6532582 (2003-03-01), Zolotykh et al.
patent: 6543032 (2003-04-01), Zolotykh et al.
patent: 6564361 (2003-05-01), Zolotykh et al.
patent: 2004/0098676 (2004-05-01), Gasanov et al.
Wang et al., Multi-Level Logic Optimization for Low Power using Local Logic Transformations, 1996, IEEE.
Entrena et al., Combinational and Sequential Logic Optimization by Redundancy Additional and Removal, Jul. 1995, IEEE, vol. 14, pp. 909-916.
Chang et al., Perturb and Simplify: Multilevel Boolean Network Optimizer, Dec. 1996, vol. 15, p. 1494-1504.
Galatenko Alexei V.
Gasanov Elyar E.
Lyalin Iliya V.
Zolotykh Andrej A.
Doan Nghia M.
Siek Vuthe
Westman Champlin & Kelly P.A.
LandOfFree
Method of selecting cells in logic restructuring does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of selecting cells in logic restructuring, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of selecting cells in logic restructuring will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3696696