Method of repairing defective traces in an integrated circuit st

Radiation imagery chemistry: process – composition – or product th – Imaging affecting physical property of radiation sensitive... – Making electrical device

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

430396, 2504923, G03F 700

Patent

active

057259950

ABSTRACT:
Each transistor or logic unit on an integrated circuit wafer is tested prior to interconnect metallization. By means of CAD software, the transistor or logic units placement net list is revised to substitute redundant defect-free logic units for defective ones. Then the interconnect metallization is laid down and patterned under control of a CAD computer system. Each die in the wafer thus has its own interconnect scheme, although each die is functionally equivalent, and yields are much higher than with conventional testing at the completed circuit level.
The individual transistor or logic unit testing is accomplished by a specially fabricated flexible tester surface made in one embodiment of several layers of flexible silicon dioxide, each layer containing vias and conductive traces leading to thousands of microscopic metal probe points on one side of the test surface. The probe points electrically contact the contacts on the wafer under test by fluid pressure.

REFERENCES:
patent: Re33836 (1992-03-01), Resor
patent: 3405361 (1968-10-01), Kattner
patent: 3618201 (1971-11-01), Makimoto et al.
patent: 3702025 (1972-11-01), Archer
patent: 3762037 (1973-10-01), Baker et al.
patent: 3781670 (1973-12-01), McMahon, Jr.
patent: 3795972 (1974-03-01), Calloun
patent: 3795975 (1974-03-01), Calhoun et al.
patent: 3835530 (1974-09-01), Kilby
patent: 3905818 (1975-09-01), Margrain
patent: 3969670 (1976-07-01), Wu
patent: 3993934 (1976-11-01), Baker et al.
patent: 4038599 (1977-07-01), Bove et al.
patent: 4065717 (1977-12-01), Kattner et al.
patent: 4070565 (1978-01-01), Borrelli
patent: 4088490 (1978-05-01), Duke et al.
patent: 4115120 (1978-09-01), Dyer et al.
patent: 4409319 (1983-10-01), Colacino et al.
patent: 4548883 (1985-10-01), Wagner
patent: 4564584 (1986-01-01), Fredericks et al.
patent: 4566184 (1986-01-01), Higgins et al.
patent: 4573008 (1986-02-01), Lischke
patent: 4574235 (1986-03-01), Kelly et al.
patent: 4585727 (1986-04-01), Reams
patent: 4590422 (1986-05-01), Milligan
patent: 4617730 (1986-10-01), Geldermans et al.
patent: 4636722 (1987-01-01), Andezzone
patent: 4644264 (1987-02-01), Beha et al.
patent: 4647851 (1987-03-01), Dugan
patent: 4649338 (1987-03-01), Dugan
patent: 4649339 (1987-03-01), Grangroth et al.
patent: 4686112 (1987-08-01), Hoffman
patent: 4697143 (1987-09-01), Lockwood et al.
patent: 4698236 (1987-10-01), Kellogg
patent: 4707657 (1987-11-01), Boegh-Petersen
patent: 4715928 (1987-12-01), Hamby
patent: 4755747 (1988-07-01), Sato
patent: 4764485 (1988-08-01), Loughran et al.
patent: 4799009 (1989-01-01), Tada et al.
patent: 4814283 (1989-03-01), Temple et al.
patent: 4820976 (1989-04-01), Brown
patent: 4853627 (1989-08-01), Gleason et al.
patent: 4868068 (1989-09-01), Yamaguchi et al.
patent: 4874632 (1989-10-01), Nakagawa
patent: 4891585 (1990-01-01), Janko et al.
patent: 4906326 (1990-03-01), Amemiya
patent: 4906920 (1990-03-01), Huff et al.
patent: 4908226 (1990-03-01), Kubena
patent: 4936950 (1990-06-01), Doan et al.
patent: 4952421 (1990-08-01), Morimoto
patent: 4983250 (1991-01-01), Pan
patent: 5012187 (1991-04-01), Littlebury
patent: 5459013 (1995-10-01), Berry
Wafer Scale Integration-Historical Perspective, N.R. Strader et al. (date unknown).
"Plastics That Conduct Electricity", R.B. Kaner and A.G. MacDiarmid, Scientific American, pp. 106-111, Feb. 1988.
`Integrated Moveable Micromechanical Structure for Senses and Actuators`,by Ean et al., IEEE Trans. Electron Der., ab.-35, #6, Jun. 1988.
IBM Tech. Discl Bull, vol.24, No. 2A, Dec. 1981, D.O. Powell et al., "Conformal Multi-Probe Tester Assembly" pp. 3342-3344.
IBM, Tech. Discl. Bull., vol.21, No. 210, K.S. Desai, et al., "Method for Eliminating Paste-Pull Out of Screened Green Sheet" pp. 4029-4030.
Microelectronics and Reliability, vol. 25, No. 4, 1985, A. Singh, et al., "Technique for Lifting Off Thick Film Print Fired on Alumina", pp. 619-620.
Solid State Technology, May 1989, Jay Glanville, "Focused Ion Beam Technology for IC Modification" pp. 270-272.
Wafer Scale Integration--Historical Perspective, N. R. Strader et al. (date unknown).
IBM Tech Discl Bull vol. 10 No,10 Mar. 1968, pp. 1466-1467 by Dill et al..

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of repairing defective traces in an integrated circuit st does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of repairing defective traces in an integrated circuit st, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of repairing defective traces in an integrated circuit st will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-138072

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.