Method of reflowing solder bumps after probe test

Active solid-state devices (e.g. – transistors – solid-state diode – Test or calibration structure

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

438 14, 438613, H01L 2358

Patent

active

058863621

ABSTRACT:
An integrated circuit die is tested by inserting test probe needles into flat solder pads before reflow. The testing is performed at different temperatures to functionally test the integrated circuit die. The solder pads are flat during probe test to improve the uniform contact point and pressure for the test probes, and help avoid slippage or sliding. The probe needles may cause indentation in the solder pads. Following probe test, the solder pads are reflowed to transform the solder pads into solder bumps. Reflow after probe test removes any indentations from the solder pads created during the probe test and leaves only rounded solder bumps without probe damage. The solder bumps are used to flip-chip interconnect the IC into end user systems.

REFERENCES:
patent: 4273859 (1981-06-01), Mones et al.
patent: 4814283 (1989-03-01), Temple et al.
patent: 5002895 (1991-03-01), LaParquier et al.
patent: 5289631 (1994-03-01), Koopman et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of reflowing solder bumps after probe test does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of reflowing solder bumps after probe test, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of reflowing solder bumps after probe test will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2128650

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.