Method of reducing miscorrections in a post-processor using...

Details Method of reducing miscorrections in a post-processor using... Method of reducing miscorrections in a post-processor using...

2006-01-10

2006-01-10

Chase, Shelly (Department: 2133)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Error/fault detection technique

Reexamination Certificate

active

06986098

ABSTRACT:
The present invention is a method and system for reducing miscorrections of data in a post-processor. In an embodiment of the invention, the system and method may compare a result of an exact match function and a metric for each row of a reconstructed data block to determine if a correction should be made. An algorithm for performing an exact match function may include a column parity check syndrome, a matched filter error syndrome, and an error mask of the present invention. If a result of an exact match function is an exact match, a priority of correction may be given to the row in which the exact match was produced.

REFERENCES:
patent: 6434719 (2002-08-01), Livingston
patent: 6513141 (2003-01-01), Livingston
patent: 6625774 (2003-09-01), Yang
patent: 6654924 (2003-11-01), Hassner et al.
patent: 6694477 (2004-02-01), Lee
patent: 6757862 (2004-06-01), Marianetti, II

Affiliated with

Also associated with

Rating

Method of reducing miscorrections in a post-processor using... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of reducing miscorrections in a post-processor using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of reducing miscorrections in a post-processor using... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3548575