Radiation imagery chemistry: process – composition – or product th – Imaging affecting physical property of radiation sensitive... – Making electrical device
Reexamination Certificate
1998-11-18
2001-08-14
Huff, Mark F. (Department: 1756)
Radiation imagery chemistry: process, composition, or product th
Imaging affecting physical property of radiation sensitive...
Making electrical device
C430S315000, C430S319000
Reexamination Certificate
active
06274291
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates generally to a technique for manufacturing circuit boards with reduced defects and the resulting board, and more particularly to a technique for reducing board defects in manufacturing a high density board with thin dielectric layers, which layers are prone to have pinhole like defects.
2. Background Information
In the manufacture of circuit boards and circuit cards and chip carriers (sometimes collectively referred to as circuit boards herein) one common technique is to form successive layers of dielectric material with circuitry formed thereon which forms multi layer circuit boards. As the circuitry becomes more dense, and particularly as the layers of dielectric material become thinner, due to technological advances, the board becomes more prone to be defective due to defects in the material. For example, pin hole type defects in the dielectric material may cause unwanted circuit connections between one layer of electrical circuitry and the next adjacent layer of circuitry. This can occur when plating is taking place to form a layer of circuitry on a layer of dielectric material which overlays another layer of dielectric material having electrical circuitry thereon. If there is a pin hole defect extending through the dielectric material on which the circuitry is being formed, and the pin hole defect overlies electrical circuity there beneath, the plating process may cause the defect to be plated and thus establish an unwanted connection between two layers of circuitry. These defects can cause the scrapping of circuit boards late in the manufacturing process, which is costly. Thus it is desirable to reduce manufacturing defects in circuit boards due defects of the pin hole type in the layers of dielectric material.
SUMMARY OF THE INVENTION
According to the present invention, a technique is provided which substantially reduces defects in a circuit board formed of multiple layers of dielectric material on each of which layers electrical circuitry is formed. Each layer of dielectric material is formed of two distinct and separate coatings or sheets or films of a photopatternable dielectric material which is photoformed to provide through openings to the layer of circuitry below and then plated with the desired circuitry including plating in the photoformed openings to form vias. In this way if there is a pin hole type defect in either coating or sheet of dielectric material, in all probability it will not align with a similar defect in the other sheet or coating of the dielectric layer, thus preventing unwanted plating extending from one layer of circuitry to the underlying layer of circuitry.
REFERENCES:
patent: 3660726 (1972-05-01), Ammon et al.
patent: 4511757 (1985-04-01), Ors et al.
patent: 4902610 (1990-02-01), Shipley
patent: 4980270 (1990-12-01), Inasaka
patent: 5034091 (1991-07-01), Trask et al.
patent: 5227588 (1993-07-01), Schreiber et al.
patent: 5231751 (1993-08-01), Sachdev et al.
patent: 5266446 (1993-11-01), Chang
patent: 5293504 (1994-03-01), Knickerbocker et al.
patent: 5302219 (1994-04-01), Hargis et al.
patent: 5354593 (1994-10-01), Grandmont
patent: 5460921 (1995-10-01), Cywar et al.
patent: 5485038 (1996-01-01), Licari
patent: 5626771 (1997-05-01), Davis et al.
patent: 5837427 (1998-11-01), Hwang
patent: 5946550 (1999-08-01), Papadimitrakopoulos
Bhatt Ashwinkumar C.
Camp John C.
Fletcher Mary Beth
Potter Kenneth Lynn
Welsh John A.
Barreca Nicole
Hogg William N.
Huff Mark F.
International Business Machines - Corporation
LandOfFree
Method of reducing defects in I/C card and resulting card does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of reducing defects in I/C card and resulting card, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of reducing defects in I/C card and resulting card will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2489123