Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output expansion
Reexamination Certificate
2001-01-22
2003-07-01
Gaffin, Jeffrey (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output expansion
C710S033000, C710S036000, C710S051000, C711S169000, C438S107000, C257S358000, C326S039000
Reexamination Certificate
active
06587892
ABSTRACT:
TECHNICAL FIELD OF THE INVENTION
The present invention relates generally to memory devices and in particular the present invention relates to integrated circuit memory devices having multiple data communication connections.
BACKGROUND OF THE INVENTION
Packaged integrated circuit memory devices typically include a semiconductor die or chip which is encapsulated in plastic. The integrated circuit chip is connected to a printed circuit board through electrical conductors called leads. During manufacturing, all leads are typically connected together in what is referred to as a lead frame. The lead frame is electrically attached to the die using thin wire, typically made of gold, which is bonded to both the lead frame and bond pads provided on the chip surface. The chip and a portion of the lead frame is then encapsulated in plastic and the interconnections of the various conductors of the lead frame are removed to leave independent, electrically isolated leads.
It is known to those skilled in the art that multiple bond pads or multiple bond wires can be used to attach power and ground leads to an integrated circuit. These arrangements can be used to simplify power distribution throughout the integrated circuit. In contrast, only one bond pad is provided for each data lead of the memory device. Thus, multiple lengthy conductors are provided on the die if several circuits located remotely on the die must be connected to a common lead. These conductors reduce the operating efficiency of the memory and require available real estate. Further, data communication connections (DQ's) use a single input/output buffer circuit in conjunction with each bond pad to which the multiple conductors are connected. The single buffer and the long conductors in combination increase the complexity of the die and reduce the operating time efficiency of the memory device.
For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a need in the art for a memory device which eliminates the need for data communication paths on an integrated circuit die from multiple remote circuits to a common data buffer and bond pad.
SUMMARY OF THE INVENTION
The above-mentioned problems with integrated circuit memories and other problems are addressed by the present invention and which will be understood by reading and studying the following specification. A memory device is described which uses distributed input/output buffers and multiple bond pads for data communication connections.
In particular, the present invention describes an integrated circuit memory device comprising an integrated memory die having multiple bond attachment pads, and a conductive leads connected to the bond attachment pads such that some of the conductive leads are connected to more than one bond attachment pad.
In another embodiment a memory device is described which comprises a plurality of conductive leads, and an integrated circuit memory chip. The memory chip comprises an array of memory cells arranged in subarrays, bond pads fabricated on the integrated circuit memory chip and electrically coupled to the subarrays, the bond pads are electrically connected to the conductive leads such that the bond pads are connected to one of the conductive leads.
A method of reducing data communication time in an integrated memory circuit is described. The method comprises the steps of fabricating an integrated memory circuit on a semiconductor die having bi-directional data communication circuits coupled to a plurality bond pads distributed over the die, providing a lead frame having an electrically conductive lead for bonding to the distributed bond pads, and bonding the bond pads to the electrically conductive lead for bi-directional data communication with an external processor.
In yet another embodiment, a bi-directional data communication system is described. The system comprises a processing unit, and a memory device connected to the processing unit through data communication connections. The data communication connections comprise electrically conductive leads. The memory device is fabricated as a semiconductor die and comprises an array of memory cells arranged in a plurality of subarrays, a plurality of bond pads fabricated on the integrated circuit memory chip and electrically coupled to the plurality of subarrays. The plurality of bond pads are electrically connected to the plurality of conductive leads such that a plurality of bond pads are connected to each one of the plurality of conductive leads.
REFERENCES:
patent: 5233603 (1993-08-01), Takeuchi et al.
patent: 5373470 (1994-12-01), Jones, Jr.
patent: 5808343 (1998-09-01), Pilling et al.
patent: 5847578 (1998-12-01), Noakes et al.
patent: 5946552 (1999-08-01), Bird et al.
patent: 6009481 (1999-12-01), Mayer
patent: 6178488 (2001-01-01), Manning
Gaffin Jeffrey
Micro)n Technology, Inc.
Perveen Rehana
Schwegman Lundberg Woessner & Kluth P.A.
LandOfFree
Method of reducing data communication time does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of reducing data communication time, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of reducing data communication time will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3036024