Semiconductor device manufacturing: process – Formation of semiconductive active region on any substrate – On insulating substrate or layer
Reexamination Certificate
2000-05-26
2003-06-03
Chaudhuri, Olik (Department: 2823)
Semiconductor device manufacturing: process
Formation of semiconductive active region on any substrate
On insulating substrate or layer
C438S198000, C438S583000
Reexamination Certificate
active
06573160
ABSTRACT:
RELATED APPLICATION
The present invention is related to co-pending U.S. patent application Ser. No. 09/542,706 assigned to the assignee hereof, entitled, “METHOD AND DEVICE UTILIZING INVERSE SLOPE ISOLATION REGIONS IN A SEMICONDUCTOR DEVICE,” filed on Apr. 5, 2000, and is hereby incorporated by reference.
1. Field of the Invention
The invention relates generally to semiconductor devices and more particularly to a method and apparatus for forming semiconductor devices utilizing a low temperature process.
2. Background of the Invention
As semiconductor device geometries continue to decrease, conventional silicon oxide gate dielectrics are reaching their limits. Smaller device geometries call for thinner gate dielectric layers in order to preserve the high capacitance that is desired for the gate structure. When silicon oxide is used as the gate dielectric material and very thin gate dielectric layers are desired, problems can arise due to leakage occurring through the very thin silicon oxide gate dielectric layer. As such, higher dielectric constant (higher-K) dielectric materials are being investigated for integration into current processing technology such that high capacitance can be achieved with thicker gate dielectric layers.
A problematic area in the utilization of new high-K dielectric materials arises at the interface between the high-K gate dielectric material and the underlying substrate. Small amounts of silicon oxide may form on the surface of the substrate prior to deposition of the high-K dielectric material. Subsequent annealing steps or other high temperature operations can cause migration of the various materials at this interface, which can lead to undesirable variations in the resulting structure at the interface. Attempts to integrate alternate gate dielectric materials utilize an underlying substrate that is crystalline silicon, and much effort has been expended to understand the additional process steps required to minimize aberrations when these alternate high-K dielectric materials are used in conjunction with underlying crystalline silicon substrates.
Another area of concern as semiconductor device geometries are scaled and developed is ensuring abrupt junctions for the various doped regions within semiconductor device structures. Abrupt junctions are desirable as they improve device-performance by reducing resistance along conductive paths associated with the doped regions.
In order to provide the abrupt junctions desired, specific modifications can be made to the implantation and annealing steps associated with formation of the source and drain regions in the semiconductor device structures. Specifically, variations on the implant operations include: reduction in the energy used, modification of the tilt angle of the implant, and the utilization of amorphous materials as the target for implantation. In terms of modifications to annealing operations, conventional furnace annealing has been replaced with rapid thermal annealing (RTA) operations that utilize much higher temperatures over a shorter time span to achieve the desired annealing operation. More recently these high temperature rapid thermal anneals have been replaced with lower temperature rapid thermal annealing operations such that amorphous substrate regions targeted for implantation can be recrystallized in a manner that minimizes diffusion of the dopants while activating the dopant materials within the crystalline structures that result.
When amorphous substrate materials are used as the targets for implantation steps and subsequently annealed to form the desired semiconductor device regions, end of range defects created at the interface between the amorphous substrate material and the underlying crystalline substrate material can produce undesirable defects in the resulting semiconductor structure. Such undesirable effects can include leakage that degrades device performance. Additional steps such as high temperature annealing can be used to remove or reduce the defects, but such high temperature annealing operations diffuse the dopant materials implanted earlier, thus degrading the abruptness of the junctions. Although low temperature annealing operations allow the abrupt junctions to remain, such low temperature annealing operations also leave the undesired end of range defects in place.
REFERENCES:
patent: 4552595 (1985-11-01), Hoga
patent: 4789644 (1988-12-01), Meda
patent: 5036019 (1991-07-01), Yamane et al.
patent: 5374564 (1994-12-01), Bruel
patent: 5429955 (1995-07-01), Joyner et al.
patent: 5508211 (1996-04-01), Yee et al.
patent: 5763922 (1998-06-01), Chau
patent: 6077752 (2000-06-01), Norstrom
patent: 6150243 (2000-11-01), Wieczorek et al.
patent: 6156615 (2000-12-01), Kepler
patent: 6174754 (2001-01-01), Lee et al.
patent: 6255195 (2001-07-01), Linn et al.
patent: 6407014 (2002-06-01), Alok
patent: 59190290 (1984-10-01), None
patent: 60119733 (1985-06-01), None
patent: 60180142 (1985-09-01), None
patent: 01270309 (1989-10-01), None
patent: 04106915 (1992-04-01), None
patent: 06120137 (1994-04-01), None
patent: 07321313 (1995-12-01), None
Skorupa et al., Ion-Beam-Induced Epitaxial Crystallisation (IBIEC) of Amorphous Silicon Layers Produced by Chemical Vapor Deposition, IEEE, vol. 24 No. 14, Jul. 1988.*
Tsuji et al., “High Performance 50-nm Physical Gate Length pMOSFETs by using Low Temperature Activation by Re-Crystallization Scheme,” Silicon Systems Research Labs, 2 pgs. (1999).
Hughes et al., “Effects of Epitaxial Silicon Technology on the Manufacturing Performance of Wafer Fabrication Lines,” IEEE, pp. 333-336 (1998).
Tseng et al., “Effects of Isolation Oxides on Undercut Formation and Electrical Characteristics for Silicon Selective Epitaxial Growth,” J. Electrochem Soc., vol. 144, pp. 2226-2229 (1997).
Hori et al., “A Novel Isolation Technology Utilizing Si Selective Epitaxial Growth,” Scripta Technica, Inc., pp. 40-46 (1997).
Sherman et al., “Elimination of the Sidewall Defects in Selective Epitaxial Growth (SEG) of Silicon for a Dielectric Isolation Technology,” IEEE, pp. 267-269 (1996).
Alluri Prasad V.
Clejan Iuval R.
Gilmer David C.
Hobbs Christopher C.
Orlowski Marius
Chaudhuri Olik
Kebede Brook
Motorola Inc.
Rodriguez Robert A.
LandOfFree
Method of recrystallizing an amorphous region of a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of recrystallizing an amorphous region of a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of recrystallizing an amorphous region of a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3096409