Method of reading and logically OR'ing or AND'ing...

Details Method of reading and logically OR'ing or AND'ing... Method of reading and logically OR'ing or AND'ing...

2002-01-31

2003-04-22

Phan, Trong (Department: 2818)

Static information storage and retrieval

Systems using particular element

Flip-flop

C365S156000, C365S207000

Reexamination Certificate

active

06552924

ABSTRACT:

FIELD OF THE INVENTION
This invention relates generally to CMOS integrated circuits and more particularly to circuits for storing digital data.
SUMMARY OF THE INVENTION
A pair of cross-coupled inverters that hold a digital state are powered by supplies that also function as row select and column bit lines. A voltage differential between at least first pair of supply lines and a second pair of supply lines causes a current to flow into at least a third supply line depending upon the state of the cells. This current is sensed to read the logical OR or AND of the cells.


REFERENCES:
patent: 5365475 (1994-11-01), Matsumura et al.
patent: 6292388 (2001-09-01), Camarota
patent: 6385081 (2002-05-01), Shiomi

Affiliated with

Also associated with

Rating

Method of reading and logically OR'ing or AND'ing... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of reading and logically OR'ing or AND'ing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of reading and logically OR'ing or AND'ing... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3066662