Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2006-10-03
2006-10-03
Thai, Tuan (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
C365S185220
Reexamination Certificate
active
07117296
ABSTRACT:
A non-volatile semiconductor memory device includes a memory cell array in which electrically erasable and programmable memory cells are arrayed, each of the memory cells storing therein a first logic state with a threshold voltage lower than or equal to a first value or a second logic state with a threshold voltage higher than or equal to a second value that is higher than the first value, a data hold circuit for holding program data and sensing data as read out of the memory cell array, and a controller configured to control a program sequence, wherein the controller has the control functions of: a program control function for applying a program voltage to a selected memory cell of the memory cell array to let the data shift from the first logic state to the second logic state; a program verify control function for verifying that the programmed data of the selected memory cell shifted to the second logic state; an erratic program verify control function for checking that the threshold voltage of a memory cell to be held in the first logic state does not exceed a third value set as an upper limit value of a variation of the first logic state; and an over-program verify control function for checking that the threshold voltage of the selected memory cell shifted to the second logic state does not exceed a fourth value set as an upper limit thereof.
REFERENCES:
patent: 5463587 (1995-10-01), Maruyama
patent: 5559736 (1996-09-01), Matsukawa et al.
patent: 5742541 (1998-04-01), Tanigami et al.
patent: 5936890 (1999-08-01), Yeom
patent: 10-027487 (1998-01-01), None
patent: 11-260076 (1999-09-01), None
patent: 2000-100178 (2000-04-01), None
U.S. Appl. No. 09/800,913, filed Mar. 8, 2001.
A sampling weak-program method to tighten Vth-distribution of 0.5 V for low-voltage flash memories. Shiga, H. et al. VLSI Circuits, 1999. Digest of Technical Papers. 1999 Symposium on, Jun. 17-19, 1999 pp. 33-36.
Hosono Koji
Imamiya Kenichi
Kawai Koichi
Nakabayashi Mikito
Nakamura Hiroshi
Hogan & Hartson LLP
Kabushiki Kaisha Toshiba
Thai Tuan
LandOfFree
Method of programming non-volatile semiconductor memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of programming non-volatile semiconductor memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of programming non-volatile semiconductor memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3680439