Method of programming, erasing, and reading block lock-bits and

Details Method of programming, erasing, and reading block lock-bits and Method of programming, erasing, and reading block lock-bits and

1997-02-03

1999-09-21

Palys, Joseph E.

Electrical computers and digital processing systems: support

Multiple computer communication using cryptography

Protection at a particular protocol layer

711163, G06F 1100

Patent

active

059548185

ABSTRACT:
A method of writing to flash memory cells in a flash memory device. The flash memory device includes a first memory array and a second independent memory array. The first memory array includes memory blocks each having a memory cell. The second independent memory array includes block lock-bits each corresponding to one of the memory blocks. The method of writing to a memory cell in one of the memory blocks of the first memory array includes the steps of issuing a command to write to the memory cell, determining if a corresponding block lock-bit in the second independent memory array is set, and writing to the memory cell if the corresponding block lock-bit is not set.

REFERENCES:
patent: 4589092 (1986-05-01), Matick
patent: 4783745 (1988-11-01), Brookner et al.
patent: 4897662 (1990-01-01), Lee et al.
patent: 5065364 (1991-11-01), Atwood et al.
patent: 5126808 (1992-06-01), Montalvo et al.
patent: 5134384 (1992-07-01), Kokubun
patent: 5197034 (1993-03-01), Fandrich et al.
patent: 5293424 (1994-03-01), Holtey et al.
patent: 5297148 (1994-03-01), Harari et al.
patent: 5325430 (1994-06-01), Smyth et al.
patent: 5394367 (1995-02-01), Downs et al.
patent: 5438546 (1995-08-01), Ishac et al.
patent: 5442704 (1995-08-01), Holtey et al.
patent: 5469564 (1995-11-01), Junya
patent: 5509134 (1996-04-01), Fandrish et al.
patent: 5513136 (1996-04-01), Fandrich et al.
patent: 5521602 (1996-05-01), Carroll et al.
patent: 5544098 (1996-08-01), Matsuo et al.
patent: 5592641 (1997-01-01), Fandrich et al.
patent: 5640347 (1997-06-01), Lin et al.
Datasheet for 28FO16SA 16 MBIT (1 MBIT x 16, 2 MBIT x 8) Flashfile.TM. Memory, Intel.RTM., Oct. 1993, pp. 3-6--3-48.

Affiliated with

Also associated with

Rating

Method of programming, erasing, and reading block lock-bits and does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of programming, erasing, and reading block lock-bits and , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of programming, erasing, and reading block lock-bits and will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-75939