Electrophotography – Image formation – Fixing
Reexamination Certificate
2004-12-22
2009-02-03
Le, Hoa V (Department: 1795)
Electrophotography
Image formation
Fixing
C430S124100
Reexamination Certificate
active
07486921
ABSTRACT:
According to one mode of the present invention, a method of producing an electronic circuit, comprising forming an integrated resin layer having a prescribed thickness by repeating a resin layer forming process a number of times so that resin layers are layered to be integrated with all the resin layers on a substrate, wherein the resin forming process comprises charging the surface of a photoconductor; forming an electrostatic latent image having a prescribed pattern on the surface of the charged photoconductor; forming a visible image by electrostatically attaching charged particles composed of resin on the surface of the photoconductor on which the electrostatic latent image is formed; transferring the visible image formed on the surface of the photoconductor and composed of the charged particles onto the substrate; and fixing said visible image transferred onto said substrate on said substrate to form the resin layer on said substrate, is provided.
REFERENCES:
patent: 4696861 (1987-09-01), Tatematsu et al.
patent: 4698907 (1987-10-01), Soszek
patent: 4897326 (1990-01-01), Marengo
patent: 6214508 (2001-04-01), Kamada et al.
patent: 6403272 (2002-06-01), Kamada et al.
patent: 6440625 (2002-08-01), Berlin
patent: 6563225 (2003-05-01), Soga et al.
patent: 6977130 (2005-12-01), Aoki et al.
patent: 2004/0197487 (2004-10-01), Aoki et al.
patent: 63-180952 (1988-07-01), None
patent: 7-86721 (1995-03-01), None
patent: 07-263841 (1995-10-01), None
patent: 08-056077 (1996-02-01), None
patent: 8-88456 (1996-04-01), None
patent: 11-312859 (1999-11-01), None
patent: 11-354908 (1999-12-01), None
patent: 2001-284769 (2001-10-01), None
patent: WO 03/009655 (2003-01-01), None
Yamaguchi, N. et al., “New Process of Manufacturing Printed Circuit Boards Using Electrophotography Technology”, 2004 ICEP Proceedings, pp. 168-172, (Apr. 2004).
Aoki, H. et al., “Wiring Board and Multilayer Wiring Board”, U.S. Appl. No., 10/896,054, filed Jul. 22, 2004.
Office Action Issued by the Korean Patent Office on May 19, 2006, for Korean Patent Application No. 10-2004-111801, and English-language translation thereof.
Office Action issued by the Japanese Patent Office on Oct. 23, 2007, for Japanese Patent Application No. 2003-435756, and English-language Summary thereof.
Aoki Hideo
Takubo Chiaki
Yamaguchi Naoko
Finnegan Henderson Farabow Garrett & Dunner L.L.P.
Kabushiki Kaisha Toshiba
Le Hoa V
LandOfFree
Method of producing electronic circuit, and electronic... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of producing electronic circuit, and electronic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of producing electronic circuit, and electronic... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4109540