Fishing – trapping – and vermin destroying
Patent
1991-08-20
1992-09-15
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437162, 437150, 437154, 437191, 437909, 148DIG10, 148DIG124, H01L 21265
Patent
active
051478099
ABSTRACT:
A method for manufacturing a bipolar transistor semiconductor device for preventing a degradation phenomenon of the transistor resulting from a reduction of a lateral electric field intensity. This is achieved by grading an emitter junction by way of refilling an emitter window with polycrystalline silicon. The resulting transistor structure overcomes the etch stop barrier by removing layer of oxide disposed below a layer of nitride along the region where formation of removing sidewalls of polycrystalline silicon have been formed. Subsequently, a doping distribution of the laterally graded emitter junction can easily be obtained by refilling the emitter window with the removed oxide layer with polycrystalline silicon. Because the shallowness of the oxide layer can be selectively and easily controlled, a thickness of the sidewalls is chosen which most efficiently raises the lateral electric field intensity of the transistor junction.
REFERENCES:
patent: 4584055 (1986-04-01), Kayanuma et al.
patent: 4975381 (1990-12-01), Taka et al.
Han Seog-Heon
Kim Moon-Ho
Ko Jang-Man
Won Tae-Young
Hearn Brian E.
Nguyen Tuan
Samsung Electronics Co,. Ltd.
LandOfFree
Method of producing a bipolar transistor with a laterally graded does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of producing a bipolar transistor with a laterally graded, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of producing a bipolar transistor with a laterally graded will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-736306