Method of processing conditional branch instructions in scalar/v

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

3642614, 3649381, G06F 942

Patent

active

057064903

ABSTRACT:
A delayed branch mechanism maintains the flow of an instruction pipeline in a scalar/vector processor having an instruction cache and including instruction fetch means, a program counter, and instruction decode/issue means coupled to the instruction cache by means of the instruction pipeline. Conditional branch instructions are rated as likely conditional branch instructions or unlikely conditional branch instructions based on a probability that their branch conditions will be met. A number of pipeline clock periods required for testing the branch conditions are determined. The likely conditional branch instructions are issued and executed including transferring a branch-to-address to the program counter during the number of pipeline clock periods irrespective of a successful meeting of the branch conditions. A number of useful instructions sufficient to issue within the number of pipeline clock periods are placed into the instruction stream following the likely conditional branch instructions. A conditional branch instruction is canceled and returned to an instruction which would have followed the conditional branch instruction if the branch is not taken. No gap occurs in the instruction stream if the corresponding branch is successfully taken.

REFERENCES:
patent: 4354232 (1982-10-01), Ryan
patent: 4435756 (1984-03-01), Potash
patent: 4502110 (1985-02-01), Saito
patent: 4888679 (1989-12-01), Fossum et al.
patent: 5008812 (1991-04-01), Bhandarkar et al.
patent: 5010477 (1991-04-01), Omoda
patent: 5043867 (1991-08-01), Bhandarkar et al.
patent: 5063497 (1991-11-01), Cutler et al.
patent: 5073970 (1991-12-01), Aoyama et al.
patent: 5113521 (1992-05-01), McKeen et al.
patent: 5123095 (1992-06-01), Papadopoulos et al.
patent: 5127093 (1992-06-01), Moore, Jr.
patent: 5168573 (1992-12-01), Fossoum et al.
patent: 5349692 (1994-09-01), Nishi

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of processing conditional branch instructions in scalar/v does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of processing conditional branch instructions in scalar/v, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of processing conditional branch instructions in scalar/v will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2337933

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.