Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate
2005-04-19
2005-04-19
Coleman, W. David (Department: 2823)
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
C438S439000
Reexamination Certificate
active
06881645
ABSTRACT:
Disclosed herein are various methods for preventing bending of a patterned SOI layer during trench sidewall oxidation, the methods comprising providing a patterned SOI layer having at least one trench, said patterned SOI layer disposed upon an underlying buried silicon oxide layer; and blocking diffusion of oxygen between said patterned SOI and buried silicon oxide layer.
REFERENCES:
patent: 5637529 (1997-06-01), Jang et al.
patent: 5646053 (1997-07-01), Schepis et al.
patent: 5801081 (1998-09-01), Warashina et al.
patent: 5911109 (1999-06-01), Razouk
patent: 6121097 (2000-09-01), Urano
patent: 6238998 (2001-05-01), Leobandung
patent: 1213860 (1999-04-01), None
patent: 0603106 (1994-06-01), None
patent: 0 603 106 (1994-06-01), None
Ahn Dong-Ho
Bae Geum-Jong
Kang Ho-Kyu
Coleman W. David
F. Chau & Associates LLC
Samsung Electronics Co,. Ltd.
LandOfFree
Method of preventing semiconductor layers from bending and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of preventing semiconductor layers from bending and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of preventing semiconductor layers from bending and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3395364