Radiant energy – Inspection of solids or liquids by charged particles – Electron microscope type
Patent
1996-12-13
1999-04-06
Anderson, Bruce
Radiant energy
Inspection of solids or liquids by charged particles
Electron microscope type
250307, H01J 37295, H01J 3726
Patent
active
058922253
ABSTRACT:
A plan-view sample of an integrated circuit is prepared for transmission electron microscopy by marking a faulty circuit element, lapping the upper surface of the sample to a mirror finish, lapping the lower surface to reduce the thickness of the entire sample, and further processing the lower surface by lapping or dimpling, combined with ion milling as necessary, to thin the sample in the vicinity of the fault. A sample prepared in this way affords a wide view, and can be tilted at large angles. A known thickness of a particular type of layer in the sample can be left by holding the sample at a predetermined angle while the sample is lapped.
REFERENCES:
patent: 4508952 (1985-04-01), Mochel et al.
patent: 4866273 (1989-09-01), Kobayashi et al.
patent: 4888304 (1989-12-01), Nakagawa et al.
patent: 5278408 (1994-01-01), Kakibayashi et al.
patent: 5475218 (1995-12-01), Kakibayashi et al.
patent: 5640539 (1997-06-01), Goishi et al.
Patent Abstracts of Japan, vol. 95, No. 1, 7 Oct. 1994 & JP 06 281551 A (Sharp Corporation).
Taritamo et al., "Application of the Focused-Ion-Beam Technique for Preparing the Cross-Section Sample of Chemical Vapor Deposition Diamond Thin Film for High-Resolution Transmission Electron Microscope Observation", Japanse Journal of Applied Physics, vol. 31 (1992), pp. L1305-L1308.
Anderson Bruce
OKI Electric Industry Co., Ltd.
LandOfFree
Method of preparing a plan-view sample of an integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of preparing a plan-view sample of an integrated circuit , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of preparing a plan-view sample of an integrated circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1373595