Method of predicting microprocessor lifetime reliability...

Data processing: measuring – calibrating – or testing – Measurement system – Performance or efficiency evaluation

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C702S082000, C324S537000, C324S760020

Reexamination Certificate

active

07472038

ABSTRACT:
A method of predicting the lifetime reliability of an integrated circuit device with respect to one or more failure mechanisms includes breaking down the integrated circuit device into structures; breaking down each structure into elements and devices; evaluating each device to determine whether the device is vulnerable to the failure mechanisms and eliminating devices determined not to be vulnerable; estimating, for each determined vulnerable device, the impact of a failure of the device on the functionality of the specific element associated therewith, and classifying the failure into a fatal failure or a non-fatal failure, wherein a fatal failure causes the element employing the given device to fail; determining, for those devices whose failures are fatal, an effective stress degree and/or time; determining one or more of a failure rate and a probability of fatal failure for the devices, and aggregating the same across the structures and the failure mechanisms.

REFERENCES:
patent: 4356546 (1982-10-01), Whiteside et al.
patent: 4464717 (1984-08-01), Keeley et al.
patent: 4562575 (1985-12-01), Townsend
patent: 4590554 (1986-05-01), Glazer et al.
patent: 5193175 (1993-03-01), Cutts, Jr. et al.
patent: 5278847 (1994-01-01), Helbig, Sr. et al.
patent: 5295258 (1994-03-01), Jewett et al.
patent: 5408649 (1995-04-01), Beshears et al.
patent: 6519673 (2003-02-01), Chudnovsky et al.
patent: 6654910 (2003-11-01), Eibach et al.
patent: 6931567 (2005-08-01), Tanaka et al.
patent: 6944798 (2005-09-01), Stephenson et al.
patent: 7292058 (2007-11-01), Anderson et al.
patent: 2005/0257078 (2005-11-01), Bose et al.
patent: 2006/0080062 (2006-04-01), Bose et al.
Khan, ‘Bulk Load Points Reliability Evaluation Using a Security Based Model’, May 1998, IEEE Publication, vol. 13, No. 2, pp. 456-463.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of predicting microprocessor lifetime reliability... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of predicting microprocessor lifetime reliability..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of predicting microprocessor lifetime reliability... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4024802

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.