Method of performing reliable updates in a symmetrically blocked

Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

711170, 711173, 707206, G06F 1730

Patent

active

060887591

ABSTRACT:
Methods of allocating, writing, reading, de-allocating, re-allocating, and reclaiming space within a nonvolatile memory having a bifurcated storage architecture are described. In one embodiment, a method of reliably re-allocating a first object stored within a block erasable nonvolatile memory includes the step of allocating space for a second object. A write of the second object is initiated and the writing of the second object is tracked. In another embodiment, a method of re-allocating a first object stored within a block erasable nonvolatile memory includes the step of invalidating the first object, if the first object has an unreliable type of recovery level. Space is allocated for the second object. A write of the second object is initiated and the writing of the second object is tracked. In another embodiment, a method of reliably re-allocating a first object stored within the block erasable nonvolatile memory includes the step of allocating space for the second object. A write of the second object is initiated and the writing of the second object is tracked. The first object is invalidated after completion of writing the second object, if the first object has a reliable type of recovery. In one embodiment, the first object resides within a first portion of nonvolatile memory and the instructions for performing the described methods reside in a second portion of nonvolatile memory. The first and second portions can reside within a same nonvolatile memory such as a symmetrically blocked flash electrically erasable programmable read only memory.

REFERENCES:
patent: 4758944 (1988-07-01), Bartley et al.
patent: 4849878 (1989-07-01), Roy
patent: 5297148 (1994-03-01), Harari et al.
patent: 5333292 (1994-07-01), Takemoto, et al.
patent: 5361343 (1994-11-01), Kosonocky et al.
patent: 5404485 (1995-04-01), Ban
patent: 5410707 (1995-04-01), Bell
patent: 5437020 (1995-07-01), Wells et al.
patent: 5479639 (1995-12-01), Ewertz
patent: 5519831 (1996-05-01), Holzhammer
patent: 5519843 (1996-05-01), Moran et al.
patent: 5522076 (1996-05-01), Dewa
patent: 5530673 (1996-06-01), Tobita et al.
patent: 5533190 (1996-07-01), Binford
patent: 5535357 (1996-07-01), Moran et al.
patent: 5535369 (1996-07-01), Wells et al.
patent: 5544356 (1996-08-01), Robinson et al.
patent: 5563828 (1996-10-01), Hasbun et al.
patent: 5579522 (1996-11-01), Christeson
patent: 5581723 (1996-12-01), Hasbun
patent: 5592669 (1997-01-01), Robinson
patent: 5596738 (1997-01-01), Pope
patent: 5602987 (1997-02-01), Harari et al.
patent: 5603056 (1997-02-01), Totani
patent: 5671388 (1997-09-01), Hasbun
patent: 5680570 (1997-10-01), Rantala et al.
patent: 5701492 (1997-12-01), Wadsworth et al.
patent: 5715423 (1998-02-01), Levy
patent: 5717886 (1998-02-01), Miyauchi
patent: 5737742 (1998-04-01), Achiwa et al.
patent: 5829013 (1998-10-01), Hasbun
patent: 5937434 (1999-08-01), Hasbun
"A TrueFFS and Flite Technical Overview of M-Systems' Flash File Systems", M-Systems Technology Brief, Oct. 1996 (pp. 1-10).
Products Guide, M-Systems (reprinted Apr. 1997), (3 pgs.).
News & Events: Products, Partners and Corporate Press Release Index, M-Systems, (reprinted Apr. 11, 1997), (1 page).
"M-Systems Introduces Industry's Fastest SCSI Flash Disk", News and Events Press Releases, M-Systems, Mar. 14, 1996 (2 pgs.).
"FlashDisk alternatives, ATA Versus FTL", M-Systems, May 1996 (8 pgs.).
"Offering up to 72 Mbytes in a single-chip 32-pin DIP, Flash DiskOnChip 2000 showcases striking improvements in capacity, performance and price", News and Events Press Releases, M-Systems, Embedded Systems conference, Mar. 17, 1997 (3 pgs.).
"Flash PC Card Performance and Capacity Boosted with the Series 2000 NAND-based Architecture", News and Events Press Releases, M-Systems, Jan. 27, 1997 (2 pgs.).
"FTL, Flash Translation Layer", M-Systems, (reprinted Apr. 11, 1997), (2 pgs.).
"Intel and M-Systems Sign FTL Marketing Agreement", News and Events Press Releases, M-Systems, Dec. 11, 1995 (2 pgs.).
"AMD Flash Card Products Supported by TruFFS Software", News and Events Press Releases, M-Systems, Apr. 24, 1991 (2 pgs.).
"M-Systems Announces a NOR Flash Disk Solution Suite", New and Events Press Releases, M-Systems, Aug. 19, 1995 (3 pgs.).
Maurice J. Bach, "The Design of the Unix Operating Systems", Prentice-Hall, Inc., 1986, pp. 285-305.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of performing reliable updates in a symmetrically blocked does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of performing reliable updates in a symmetrically blocked, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of performing reliable updates in a symmetrically blocked will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-552772

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.