Method of patterning substrates using multilayer resist processi

Radiation imagery chemistry: process – composition – or product th – Imaging affecting physical property of radiation sensitive... – Making electrical device

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

430316, 216 47, G03C 500, B44C 122

Patent

active

061365114

ABSTRACT:
The invention includes a multilayer resist method of patterning a substrate. In one implementation, a first etch mask layer is formed over a substrate. A second etch mask layer is deposited over the first etch mask layer at a temperature of less than or equal to 20.degree. C. A resist layer is formed and patterned over the second etch mask layer. The second etch mask layer is etched through, through an opening formed in the resist layer. The first etch mask layer is etched through using at least the etched second mask layer as a mask. In one implementation, a first etch mask layer is formed over a substrate. A second etch mask layer comprising a silanol is formed over the first etch mask layer. The silanol of the second etch mask layer is converted to a silicon oxide. H.sub.2 O from the second etch mask layer is driven out at a temperature of at least about 100.degree. C. A resist layer is formed and patterned over the silicon oxide containing second etch mask layer. The second etch mask layer is etched through, through an opening formed in the resist layer. The first etch mask layer is etched through using at least the etched second mask layer as a mask. After etching through the first etch mask layer, etching is conducted into a substrate layer beneath the first etch mask layer using at least the etched first mask layer as a mask. After etching into the substrate layer, all of the first etch mask layer and any remaining second etch mask layer are removed from the substrate.

REFERENCES:
patent: 4244799 (1981-01-01), Fraser et al.
patent: 4474975 (1984-10-01), Clemons et al.
patent: 4737425 (1988-04-01), Lin et al.
patent: 4791046 (1988-12-01), Ogura
patent: 4981778 (1991-01-01), Brault
patent: 5320934 (1994-06-01), Misium et al.
patent: 5407786 (1995-04-01), Ito et al.
patent: 5457003 (1995-10-01), Tanaka et al.
patent: 5554465 (1996-09-01), Watanabe
patent: 5770350 (1998-06-01), Lee
patent: 5871886 (1999-02-01), Yu et al.
patent: 5945259 (1999-08-01), Kim
patent: 5985766 (1999-11-01), Wu et al.
patent: 6004729 (1999-12-01), Bae et al.
patent: 6013417 (2000-01-01), Sebesta et al.
patent: 6020111 (2000-02-01), Mihara
U.S. application No. 09/146,843, Li et al., filed Sep. 1998.
U.S. application No. 09/100,528, Reinberg et al., filed Jun. 1998.
Beekmann, K. et al., "Sub-micron Gap Fill and In-Situ Planarisation using Flowfill.TM. Technology", Electrotech, Oct. 1995, pp. 1-7.
Kiermasz, A. et al., "Planarisation for Sub-Micron Devices Utilising A New Chemistry", Electrotech, Feb. 1995, pp. 1-2.
McClatchie, S. et al., "Low Dielectric Constant Flowfill.TM. Technology for IDM Applications", Electrotech, Undated, pp. 1-7.
Graham, Teresita et al., "Conducting Polyaniline Coatings For Submicron Lithography And SEM Metrology", SPIE, vol. 3048, pp. 105-113 (1997).
Van Zant, Peter, Microchip Fabrication A Practical Guide To Semiconductor Processing, 2nd Edition, McGraw-Hill, Inc. pp. 247-249 (1990).
Einspruch, Norman G., VLSI Electronics Microstructure Science, Vol. 8--Plasma Processing for VLSI, "Chapter 5, Trilayer Resins", pp. 91-136 (Academic Press, Inc., 1984).
Wolf, Stanley, Ph.D. et al., Silicon Processing For The VLSI Era, "vol. 1--Process Technology", Lattice Press, Sunset Beach, CA, pp. 423-424 (1986).
Matsuura, M. et al., "A Highly Reliable Self-Planarizing Low-k Intermetal Dielectric For Sub-Quarter Micron Interconnects", IEDM, pp. 785-788 (Jul. 1997, IEEE).
Horie, O. et al., "Kinetics and Mechanism of the Reactions of O(.sup.3 P) with SiH.sub.4, CH.sub.3 SiH.sub.3, (CH.sub.3).sub.2 SiH.sub.2, and (CH.sub.3).sub.3 SiH", J. Phys. Chem., vol. 95, pp. 4393-4400 (1991).
Withwall, Robert et al., "Matrix Reactions of Methylsilanes and Oxygen Atoms", J. Phys. Chem., vol. 92, pp. 594-602 (1988).
Joshi, Ajey M. et al., "Plasma Deposited Organosilicon Hydride Network Polymers as Versatile Resists for Entirely Dry Mid-Deep UV Photolithography", SPIE, vol.1925, pp. 709-720 (1993).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of patterning substrates using multilayer resist processi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of patterning substrates using multilayer resist processi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of patterning substrates using multilayer resist processi will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1961945

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.