Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2008-03-04
2010-10-05
Lin, Sun J (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07810054
ABSTRACT:
A method of optimizing power usage in an integrated circuit design analyzes multiple operating speed cut points that are expected to be produced by the integrated circuit design. The operating speed cut points are used to divide identically designed integrated circuit devices after manufacture into relatively slow integrated circuit devices and relatively fast integrated circuit devices. The method selects an initial operating speed cut point to minimize a maximum power consumption level of the relatively slow integrated circuit devices and the relatively fast identically designed integrated circuit devices. The method then manufactures the integrated circuit devices using the integrated circuit design and tests operating speeds and power consumption levels of the identically designed integrated circuit devices. Then, the method adjusts the initial operating speed cut point to a final operating speed cut point based on the testing, to minimize the maximum power consumption level of the relatively slow integrated circuit devices and the relatively fast integrated circuit devices.
REFERENCES:
patent: 5774367 (1998-06-01), Reyes et al.
patent: 7139630 (2006-11-01), Clougherty et al.
patent: 7475366 (2009-01-01), Kuemerle et al.
patent: 2006/0246610 (2006-11-01), Clougherty et al.
patent: 2007/0129835 (2007-06-01), Clougherty et al.
patent: 2008/0034337 (2008-02-01), Kuemerle et al.
Anemikos Theodoros E.
Bickford Jeanne
Chadwick Laura S.
Lichtensteiger Susan K.
Polson Anthony D.
Gibb I.P. Law Firm LLC
International Business Machines - Corporation
Lin Sun J
LandOfFree
Method of optimizing power usage of an integrated circuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of optimizing power usage of an integrated circuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of optimizing power usage of an integrated circuit... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4161611