Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-10-03
2006-10-03
Do, Thuan (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07117469
ABSTRACT:
Methods for generating a padring layout design are described. These methods utilize automation while still allowing customization. Automation is emphasized as much as possible so that more time can be used to solve the various problems that make each padring layout design unique. A framework in which regular patterns can be described, replicated, and tailored is provided. The padring is broken down into zones in which slots having bumps/bond pads areas, I/O cell areas, and/or edge logic cell areas are laid out in a regular pattern through an instantiation process. Edge logic, which is comprised of standard cells, is pulled from the core of the chip because these cells couple directly to I/O cells and are critical for timing. The framework allows the bumps/bond pads, I/O cells, and edge logic cells to be laid out in respective bumps/bond pads areas, I/O cell areas, and/or edge logic cell areas according to algorithms associated with the patterns and using a variety of maps which associate the logical netlist with the physical layout design.
REFERENCES:
patent: 6714903 (2004-03-01), Chu et al.
Do Thuan
Magma Design Automation Inc.
LandOfFree
Method of optimizing placement and routing of edge logic in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of optimizing placement and routing of edge logic in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of optimizing placement and routing of edge logic in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3630288