Electrical computers and digital processing systems: processing – Processing control – Branching
Reexamination Certificate
2006-05-23
2006-05-23
Tsai, Henry W. H. (Department: 2181)
Electrical computers and digital processing systems: processing
Processing control
Branching
C712S300000
Reexamination Certificate
active
07051195
ABSTRACT:
In processing an instruction request, the invention determines whether the request is speculative or not based upon a bit field within the instruction. If the request is speculative, bus congestion and/or target memory is assessed for conditions and a decision is made, based on the conditions, as to whether or not to process the request. To facilitate the invention, certain bit fields within the instruction are encoded to identify the request as speculative or not. Additional bit fields may define a priority of a speculative request to influence the decision to process as based on the conditions. CPU architectures incorporating prefetch logic may be modified to recognize instructions encoded with speculation and priority identification fields to implement the invention in existing systems. Other logic, e.g., bus controllers and switches, may similarly process speculative requests to enhance system performance.
REFERENCES:
patent: 5694574 (1997-12-01), Abramson et al.
patent: 5892936 (1999-04-01), Tran et al.
patent: 6567901 (2003-05-01), Neufeld
patent: 6654860 (2003-11-01), Strongin et al.
Brooks Robert J
Gaither Blaine D.
LandOfFree
Method of optimization of CPU and chipset performance by... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of optimization of CPU and chipset performance by..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of optimization of CPU and chipset performance by... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3651871