Method of operating a single transistor non-volatile electricall

Details Method of operating a single transistor non-volatile electricall Method of operating a single transistor non-volatile electricall

1995-09-01

1996-11-05

Crane, Sara W.

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

257321, 36518502, H01L 2968

Patent

active

055720544

ABSTRACT:
A single transistor electrically programmable and erasable memory cell is disclosed. The single transistor has a source, a drain with a channel region therebetween, defined on a substrate. A first insulating layer is over the source, channel and drain regions. A floating gate is positioned on top of the first insulating layer over a portion of the channel region and over a portion of the source region. A second insulating layer has a top wall which is over the floating gate, and a side wall which is adjacent thereto. A control gate has a first portion which is over the first insulating layer and immediately adjacent to the side wall of the second insulating layer. The control gate has a second portion which is over the top wall of the second insulating layer and is over the floating gate. Erasure of the cell is accomplished by the mechanism of Fowler-Nordheim tunneling from the floating gate through the second insulating layer to the control gate. Programming is accomplished by electrons from the drain migrating through the channel region underneath the control gate and then by abrupt potential drop injecting through the first insulating layer into the floating gate.

REFERENCES:
patent: 4203158 (1980-05-01), Frohman-Bentchkowsky
patent: 4274012 (1981-06-01), Simko
patent: 4385432 (1983-05-01), Kuo et al.
patent: 4462089 (1984-07-01), Miida et al.
patent: 4599706 (1986-07-01), Guterman
patent: 4621277 (1986-11-01), Ito et al.
patent: 4639893 (1987-01-01), Eitan
patent: 4651408 (1987-03-01), MacElwee et al.
patent: 4698787 (1987-10-01), Mukherjee et al.
patent: 4729115 (1988-03-01), Kauffman et al.
patent: 4737471 (1988-04-01), Shirato et al.
patent: 4742491 (1988-05-01), Liang et al.
patent: 4748133 (1988-05-01), Griswold
patent: 4794565 (1988-12-01), Wu et al.
patent: 4812885 (1989-03-01), Riemenschneider
patent: 4825271 (1989-04-01), Tanaka et al.
patent: 4837181 (1989-06-01), Galbiati et al.
patent: 4845047 (1989-07-01), Holloway et al.
patent: 4874716 (1989-10-01), Rao
patent: 4949140 (1990-08-01), Tam
patent: 5028552 (1991-07-01), Ushiku
patent: 5029130 (1991-07-01), Yeh
patent: 5033023 (1991-07-01), Hsia et al.
patent: 5045488 (1991-09-01), Yeh
patent: 5045489 (1991-09-01), Gill et al.
patent: 5067108 (1991-11-01), Jenq
patent: 5289411 (1994-02-01), Jenq et al.
patent: 5315547 (1994-05-01), Shoji et al.
patent: 5321288 (1994-06-01), Gill et al.
IEEE Journal of Solid-State Circuits, vol. 24, No. 4, Aug. 1989, New York, US, pp. 911-915, Nakayama et al., "A 5V-Only One-Transistor 256K EEPROM with Page-Mode Erase".
"A New NMOS Charge Storage Effect", by H. G. Dill et al., Solid State Electronics, 1969, vol. 12, pp. 981-987.

Affiliated with

Also associated with

Rating

Method of operating a single transistor non-volatile electricall does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of operating a single transistor non-volatile electricall, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of operating a single transistor non-volatile electricall will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2016661