Electrical computers and digital processing systems: memory – Address formation – Address mapping
Patent
1996-09-30
1999-11-16
Chan, Eddie P.
Electrical computers and digital processing systems: memory
Address formation
Address mapping
711203, 345515, G06F 1210
Patent
active
059875828
ABSTRACT:
In a computer system, a peripheral graphics device (PGD) accesses a graphics buffer (GB) wherein the GB physical pages can be contiguous or discontiguous. A request is received to allocate memory for a GB of a predetermined size and handle. The number of pages within the size parameter is determined based on the page size used by the computer system and the buffer size needed. A first memory block is allocated for storing the GB and locked to prevent swapping. A starting virtual address of a CPU page table (CPU/PT) is accessed and mapped to a starting logical address to allow traversal of the CPU/PT by a user application. A second memory block is allocated for building a graphics device page table (GDPT) that can be accessed by a PGD. The logical address of each GB page is sequentially accessed and the corresponding physical address of each GB page is determined from the CPU/PT. The logical and physical addresses of each GB page are stored into the GDPT. If all physical pages of the GB are contiguous, the logical and physical addresses of the GB are stored into a database indexed by a user handle. Otherwise, the starting address of the GDPT is stored into the database indexed by a user handle. Provided that all of the GB physical pages are contiguous, the PGD accesses the GB by its starting physical address. Otherwise, the PGD uses the GDPT to access the discontiguous physical pages of the GB.
REFERENCES:
patent: 4285040 (1981-08-01), Carlson et al.
patent: 4583185 (1986-04-01), Heartz et al.
patent: 4586038 (1986-04-01), Sims
patent: 4692880 (1987-09-01), Merz et al.
patent: 4714428 (1987-12-01), Bunker et al.
patent: 4715005 (1987-12-01), Heartz
patent: 4727365 (1988-02-01), Bunker et al.
patent: 4811245 (1989-03-01), Bunker et al.
patent: 4821212 (1989-04-01), Heartz
patent: 4825391 (1989-04-01), Merz
patent: 4855937 (1989-08-01), Heartz
patent: 4862388 (1989-08-01), Bunker
patent: 4905164 (1990-02-01), Chandler et al.
patent: 4958305 (1990-09-01), Piazza
patent: 4965745 (1990-10-01), Economy et al.
patent: 5107417 (1992-04-01), Yokoyama
patent: 5126726 (1992-06-01), Howard et al.
patent: 5187754 (1993-02-01), Currin et al.
patent: 5191642 (1993-03-01), Quick et al.
patent: 5268996 (1993-12-01), Steiner et al.
patent: 5293467 (1994-03-01), Buchner et al.
patent: 5301287 (1994-04-01), Herrell et al.
patent: 5313577 (1994-05-01), Meinerth et al.
patent: 5357579 (1994-10-01), Buchner et al.
patent: 5367615 (1994-11-01), Economy et al.
patent: 5420970 (1995-05-01), Steiner et al.
patent: 5675762 (1997-10-01), Bodin
patent: 5793385 (1998-08-01), Nale
U.S. application No. 08/720,396 filed on Sep. 30, 1996 by McDonald et al.
*Based on US APP 08/438,860 filed May 10, 1995.
Chan Eddie P.
Cirrus Logic Inc.
Encarnanin Yamir
Murabito Anthony C.
Shaw Steven A.
LandOfFree
Method of obtaining a buffer contiguous memory and building a pa does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of obtaining a buffer contiguous memory and building a pa, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of obtaining a buffer contiguous memory and building a pa will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1338500