Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Of individual circuit component or element
Reexamination Certificate
2007-09-11
2007-09-11
Liu, Shuwang (Department: 2809)
Electricity: measuring and testing
Fault detecting in electric circuits and of electric components
Of individual circuit component or element
C324S765010, C324S762010
Reexamination Certificate
active
11278827
ABSTRACT:
A method includes measuring a gate leakage current of at least one transistor. A single stress bias voltage is applied to the at least one transistor at a given temperature for a stress period t. The stress bias voltage causes a 10% degradation in a drive current of the transistor at the given temperature within the stress period t. A negative bias temperature instability (NBTI) lifetime τ of the transistor is estimated based on the measured gate leakage current and a relationship between drive current degradation and time observed during the applying step.
REFERENCES:
patent: 6456104 (2002-09-01), Guarin et al.
patent: 6521469 (2003-02-01), La Rosa et al.
patent: 6731179 (2004-05-01), Abadeer et al.
patent: 6815970 (2004-11-01), Rost et al.
patent: 2003/0233624 (2003-12-01), Reddy et al.
patent: 2004/0073412 (2004-04-01), Walker et al.
patent: 2005/0278677 (2005-12-01), Ang et al.
G. Chen et al., “Dynamic NBTI of PMOS Transistors and ITS Impact on Device Lifetime”, at www.ece.nus. edu.sg/stfpage/elelimf/pub(update-Nov. 20, 2004) 16%20Chen%20DNBIT%20IRPS%202003%20 Jan.pdf on Jan. 2003, 7 pages.
Erhong Li et al., “Plasma-Induced Charge Damage and its Effect on Reliability in 0.115- um Technology”, 2003 IEEE, pp. 69-72.
Cadence, “Reliability Simulation in Integrated Circuit Design”, Published Dec. 2003, 11 pages.
Schroder et al., “Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing”, 2003 American Institute of Physics, Journal of Applied Physica, vol. 94, No. 1, Applied Physics Reviews—Focused Review, pp. 1-18.
H. Aono et al., “Modeling of NBTI Degradation and Its Impact on Electric Field Dependence of the Lifetime”, IEEE 04CH37533, 42nd Annual International Reliability Physica Symposium, Phoenix, 2004, pp. 23-27.
“Thin Gate Oxide Device PMOS HCI Reliability and NBTI Effect Correlation”, Sep. 28, 2005 at www.paper.edu.cn/ztlw/download.jsp?file-Agilent C-05.
K. Watanabe et al., “New NBTI Lifetime Prediction Method for Ultra Thin SiO2 Films”, May 23, 2005 at http:llecsmeetz.peerx-press.org/ms-files/ecsmeetz/2005/05/23 100006000/00/6000-0-art-file-o-1117206973-cnv.pdf, 1 page.
Stol Semiconductor Technology Online, “Fostering Synergy for the Advancement: of Semiconductor Technology”, at http://www.semitechonline.com/realiability.html, published Nov. 2004, pp. 1-3.
K. Ohgata et al, Universality of Power-Law Voltage dependence for TDDB Lifetime in Thin Gate Oxide PMSOSFETs, IEEE 05CH37616, 43rd Annual International Reliability Physics Symposium, San Jose, 2005.
G. Chen et al., “Dynamic NBTI of p-MOS Transistors and Its Impact on MOSFET Scaling”, IEEE Electron Device Letters, 2002 IEEE, pp. 1-3.
Semiconductor Interantional—Conference Report: Plasma and Plasma-Induced Damage 2 . . . , at http://www.reed-electronics.com/semiconductor/article/CA312641?pubdate=7%2F1%2F2 . . . , Jan. 18, 2006.
Chen Chia-Lin
Chen Ming-Chen
Duane Morris LLP
Koffs Steven E.
Liu Shuwang
Taiwan Semiconductor Manufacturing Co. Ltd.
Von Benken Christopher
LandOfFree
Method of NBTI prediction does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of NBTI prediction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of NBTI prediction will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3734772