Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – Multiple housings
Reexamination Certificate
2002-05-10
2004-01-27
Clark, Jasmine (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
Multiple housings
C257S685000, C257S787000, C257S723000, C257S724000
Reexamination Certificate
active
06683373
ABSTRACT:
FIELD OF THE INVENTION
The invention relates to a method of obtaining a high-density module from encapsulated modular electronic components. It also relates to modules made up of electronic components obtained by the method, in particular mass memory modules.
DESCRIPTION OF RELATED ART
Many electronic components are sold in encapsulated modular form and in particular in the form of molded plastics material packages in which the elements constituting the component are buried and provided with connecting leads that project laterally from the package. This is known in the art. In one standard package, the connecting leads are curved so that a flat part is pressed against a printed circuit on which the package rests. This applies in particular to components encapsulated in TSOP (Thin Small Outline Packages), enabling thin assemblies to be produced at reduced cost compared to the corresponding prior art techniques.
In many technical fields, and in the aerospace field in particular, a significant research effort is devoted to miniaturizing equipment to save bulk, weight and cost. This is also well known in the art.
One example of a solution with this aim is disclosed in the document U.S. Pat. No. 5,885,850, which describes the production of modules each made up of a stack of flat encapsulated component packages buried in a block of resin hardened so that the connecting leads of the component are flush with the surface of the block, on at least one face of the block, and can be interconnected and rendered accessible from outside the block by appropriate connecting means known in the art. This MCM-V (Multiple Chips Module-Vertical) technique provides high-density mass memory modules, for example, by vertically stacking TSOP memory chips of the same kind with the ends of their connecting leads interconnected on the faces intended to constitute the flanks of the modules, which are cubic.
However, the packages which can be used to produce modules by stacking them were initially designed to be mounted individually on printed circuits and are relatively thick, for various reasons associated with the conditions of their fabrication, use and their destination. Their thickness is due, among other things, to the need to obtain a stiffness of the packages enabling them to be manipulated without risk of damaging the components that they contain during operations of mounting them on circuit boards. It is also necessary to eliminate the risk of delamination of the molding material at the bottom of the package, under the layer on which the components are formed, which is usually a layer of silicon.
SUMMARY OF THE INVENTION
One object of the invention is therefore to exploit a stacking method like that described in the document U.S. Pat. No. 5,885,850 referred to above to produce modules to enable stacking of a significantly greater number of packages than has been possible until now, with equivalent overall dimensions of the finished module.
The maximum height of a module that can be mounted on a printed circuit forming part of an assembly consisting of printed circuits disposed in parallel, for example in an equipment rack, is limited by the spacing between the parallel printed circuits, which is generally standardized. This is known in the art. An increase in the density of components in the vertical plane, for the same module height, can therefore achieve significant savings in terms of the overall size per card, and even reduce the number of cards needed.
The invention therefore proposes a method of obtaining a high-density module from modular electronic components encapsulated in flat monoblock packages in which the elements constituting the components are buried and from which project laterally conductive connecting leads of said elements, in which method the packages are stacked and buried in an insulative block corresponding to at least one module so that the projecting connecting leads of the stacked packages are flush with a surface of the block, on at least one face of said block on which, as required, are formed conductive tracks interconnecting leads and/or contacts for connecting the leads with connecting means external to the module, said method being characterized in that it includes, before stacking the packages, an operation of modifying the connecting leads of the packages in order to reduce their overall size and an operation of reducing the height of the packages by thinning their respective bases.
One embodiment of the method includes reducing the height of the packages by at least partly eliminating a uniform thickness of the molded material constituting the bottom wall of each package.
One embodiment of the method includes reducing the height of the packages by eliminating from the bottom thereof the material constituting the bottom wall of each package and a limited uniform thickness of the substrate layer for component elements that is parallel to said bottom wall in each package.
In one embodiment of the method the operation of modifying the connecting leads of the packages includes a phase of flattening each lead, preferably in a plane parallel to the planes defined by the bottom and top walls of the package, and a phase of homogeneously shortening the leads.
The invention also provides a module produced in the form of a block in which is buried a stack of flat monoblock modular packages of electronic components in which elements constituting the components are buried and from which project laterally conductive connecting leads of said elements, said leads being flush with the surface of the insulative block constituting the module on at least one face of said block on which, as required, are formed conductive tracks interconnecting leads and/or contacts for connecting the leads with connecting means external to the module, characterized in that it includes a stack formed of packages whose respective heights have been reduced by thinning their respective bases, before stacking, and that have preferably had eliminated from their bottom the material of the bottom wall and a limited thickness of a substrate layer for component elements that is parallel to the bottom and top walls of the package.
REFERENCES:
patent: 4017963 (1977-04-01), Beyerlein
patent: 5604377 (1997-02-01), Palagonia
patent: 5656856 (1997-08-01), Kweon
patent: 5663105 (1997-09-01), Sua et al.
patent: 5677569 (1997-10-01), Choi et al.
patent: 5744827 (1998-04-01), Jeong et al.
patent: 5754405 (1998-05-01), Derouiche
patent: 5811877 (1998-09-01), Miyano et al.
patent: 5835988 (1998-11-01), Ishii
patent: 5885850 (1999-03-01), Val
patent: 5960539 (1999-10-01), Burns
patent: 6028352 (2000-02-01), Eide
patent: 6091142 (2000-07-01), Lee
patent: 6180881 (2001-01-01), Isaak
patent: 6262476 (2001-07-01), Vidal
patent: 6404662 (2002-06-01), Cady et al.
patent: 6475831 (2002-11-01), Moden et al.
patent: 3233195 (1982-09-01), None
patent: 0 858 101 (1998-08-01), None
patent: 2218847 (1989-11-01), None
patent: 58-219757 (1983-12-01), None
patent: 59-205747 (1984-11-01), None
patent: 61-101067 (1986-05-01), None
patent: 9-239787 (1987-09-01), None
patent: 62-293749 (1987-12-01), None
S. Larcombe et al, “An Ultra High Density Technology for Microsystems”, Microelectronics International, GB, Wela, Port Elin, vol. 41, Sep. 1996, pp. 15-18, XP000890024.
J. Barrett et al, Performance and Reliability of a Three-Dimensional Plastic Moulded Vertical Multichip Module (MCM-V) Proceedings of the Electronic Components and Technology Conference, US, NY, III, vol. Conf. 45, 1995 pp. 656-663, XP000889860.
C. M. Val, “The future of 3D packaging”, 2ND1998 IEMT/IMC Symposium (IEEE Cat. No. 98EX225), 2nd1998 IEMT/IMC Symposium, Tokyo, Japan, Apr. 15-17, 1998, pp. 261-271, XP002135917.
Albinet Stéphane
Calvel Philippe
Esther Jean-Cyril
Huan Marc
Vendier Olivier
Alcatel
Clark Jasmine
LandOfFree
Method of modifying connecting leads and thinning bases of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of modifying connecting leads and thinning bases of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of modifying connecting leads and thinning bases of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3238424