Method of modeling physical layout of an electronic...

Details Method of modeling physical layout of an electronic... Method of modeling physical layout of an electronic...

2007-11-06

2007-11-06

Kik, Phallaka (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000, C703S004000, C703S016000

Reexamination Certificate

active

11272023

ABSTRACT:
A method of developing the physical layout of an electronic component in a data bus connected logic analog system includes: providing a data bus connected logic analog system modeled as a software-implemented channel simulation model including: a bit pattern generator for generating a bit pattern; the electronic component, whose physical layout is to be determined by being modeled as a black box characterized by model parameters; and a bit pattern analyzer for analyzing a bit error rate of the bit pattern; sending an input bit pattern through the black box to produce an output bit pattern and comparing the output bit pattern with the input bit pattern to determine a bit error rate; and varying the model parameters and repeating the process until the determined bit error rate is below a pre-determined value to determine at least one critical model parameter boundary.

REFERENCES:
patent: 5436589 (1995-07-01), La Rosa et al.
patent: 6094450 (2000-07-01), Shockey
patent: 2003/0031282 (2003-02-01), McCormack et al.
patent: 2004/0001561 (2004-01-01), Dent et al.
patent: 2004/0088624 (2004-05-01), Gauthier et al.
patent: 2004/0101046 (2004-05-01), Yang et al.
patent: 2004/0123191 (2004-06-01), Salant et al.
patent: 2004/0208568 (2004-10-01), Sweeney et al.
patent: 2004/0268190 (2004-12-01), Kossel et al.
patent: 2005/0132258 (2005-06-01), Chen et al.
patent: 2005/0186933 (2005-08-01), Trans

Affiliated with

Also associated with

Rating

Method of modeling physical layout of an electronic... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of modeling physical layout of an electronic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of modeling physical layout of an electronic... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3846675