Method of mapping multiple address spaces into single PCI bus

Details Method of mapping multiple address spaces into single PCI bus Method of mapping multiple address spaces into single PCI bus

2000-12-27

2004-04-13

Thai, Xuan M. (Department: 2181)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus interface architecture

C710S306000, C710S315000

Reexamination Certificate

active

06721839

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates generally to the data processing field, and more particularly, relates to a method and apparatus for mapping multiple address spaces into a single bus, such as a peripheral component interconnect (PCI) bus.
DESCRIPTION OF THE RELATED ART
Servers and other computer systems are becoming increasingly complex. One proposed server design contains two complete but separate processor architectures. For example, a first complex is a Pentium complex and the second complex is an IBM Power PC based processor used to provide an interface for storage media, local area network (LAN) adapters and an internal communication path of the first complex. The Power PC based I/O processor architecture is physically limited to a defined number of bits, such as 32 bits on both the peripheral component interconnect (PCI) bus and the internal processor buses. It is required that the Pentium memory be completely addressable from the PCI bus. In known designs, the amount of Pentium memory is limited such that both the I/O processor PCI bus address needs and the amount of Pentium memory both fit within a single 32 bit PCI bus address space.
It is desirable to allow an increased amount of Pentium memory, for example, in excess of 4 gigabytes (GB). A need exists for a way to access data on the PCI buses that accommodate both the I/O processor complex needs and the Pentium complex.
SUMMARY OF THE INVENTION
A principal object of the present invention is to provide a method and apparatus for mapping multiple address spaces into a single bus, such as a single peripheral component interconnect (PCI) bus. Other important objects of the present invention are to provide such method and apparatus for mapping multiple address spaces into a single peripheral component interconnect (PCI) bus substantially without negative effect; and that overcome many of the disadvantages of prior art arrangements.
In brief, a method and apparatus are provided for mapping multiple address spaces into a single bus, such as a single peripheral component interconnect (PCI) bus. The single bus, such as a single peripheral component interconnect (PCI) bus is coupled to a first processor complex and a second processor complex. An original address of a memory access is shifted to a unique address space for each originator/target of an operation. The shifted address is used on the single bus. Then the shifted address is shifted back to the original address for completing the operation on a destination bus.
In accordance with features of the invention, the original address of a memory access is shifted to a unique address space for each originator/target of an operation using a respective predefined value (+X1, +X2, or +X3) for shifting the original address above a predefined boundary for each originator/target of the operation. Shifting back the shifted address to the original address for completing the operation on the destination PCI bus uses a respective predefined value (−X1, −X2, or −X3) for the shifted back address to the original address for completing the operation on the destination PCI bus. Using the shifted address on the single PCI bus utilizes a dual address cycle (DAC) of the single PCI bus for the shifted address. Completing the operation on a destination PCI bus utilizes a single address cycle (SAC) of the destination PCI bus for the shifted back address to the original address.


REFERENCES:
patent: 5560013 (1996-09-01), Scalzi et al.
patent: 5560038 (1996-09-01), Haddock
patent: 5604867 (1997-02-01), Harwood
patent: 5764924 (1998-06-01), Hong
patent: 5828853 (1998-10-01), Regal
patent: 5848249 (1998-12-01), Garbus et al.
patent: 5909559 (1999-06-01), So
patent: 5987590 (1999-11-01), Wing So
patent: 6012120 (2000-01-01), Duncan et al.
patent: 6161161 (2000-12-01), Botkin et al.
patent: 6266731 (2001-07-01), Riley et al.
patent: 6427200 (2002-07-01), Wu
patent: 411317062 (1999-11-01), None
“Memory Map for a Desktop PowerPC System”, IBM Technical Disclosure Bulletin, May 1995, vol. 38, issue 5, p. 277-280.*
“Address Mapping of Industry Standard Architecture Masters in the PowerPC Reference Platform”, IBM Technical Disclosure Bulletin, Mar. 1995, vol. 38, issue 3, pp. 9-10.*
“PCI Bus Address Translation Logic”, Research Disclosure, Apr. 1999, vol. 42, issue 420.

Affiliated with

Also associated with

Rating

Method of mapping multiple address spaces into single PCI bus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of mapping multiple address spaces into single PCI bus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of mapping multiple address spaces into single PCI bus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3274438