Method of manufacturing wafer-level chip-size package and...

Details Method of manufacturing wafer-level chip-size package and... Method of manufacturing wafer-level chip-size package and...

2008-05-13

2008-05-13

Thai, Luan (Department: 2891)

Semiconductor device manufacturing: process

Packaging or treatment of packaged semiconductor

Encapsulating

C438S106000, C438S110000, C438S613000, C438S113000, C257S787000, C257S788000, C257SE21599, C257SE23124, C257S620000

Reexamination Certificate

active

07371618

ABSTRACT:
Provided are a method of manufacturing wafer-level chip-size packages and a molding apparatus suitable for practicing the method whereby a semiconductor wafer having a plurality of semiconductor chips formed thereon may be encapsulated. The semiconductor wafer, typically with a plurality of conductive bumps extending from the semiconductor chips, will be placed in a cavity formed between upper and lower molds. Injection molding of an encapsulant composition or compression molding of encapsulant sheets may then be used to apply encapsulating layers to the upper and lower surfaces of the semiconductor wafer in a substantially simultaneous manner, thereby reducing the likelihood of warping and mechanical damage to the semiconductor wafer. The wafer-level chip-size packages can then be separated from the encapsulated semiconductor wafer.

REFERENCES:
patent: 5424250 (1995-06-01), Sawada
patent: 5641997 (1997-06-01), Ohta et al.
patent: 5733802 (1998-03-01), Inoue et al.
patent: 6224360 (2001-05-01), Miyajima
patent: 6326235 (2001-12-01), Glenn
patent: 6350668 (2002-02-01), Chakravorty
patent: 6469399 (2002-10-01), Fang et al.
patent: 6717245 (2004-04-01), Kinsman et al.
patent: 6881611 (2005-04-01), Fukasawa et al.
patent: 2003/0020183 (2003-01-01), Bai
patent: 09-219421 (1997-08-01), None
patent: 2002-0076838 (2002-10-01), None
Korean Office Action Jul. 7, 2005 for Korean Application No. 2003-0059832 (Complete English translation provided).

Affiliated with

Also associated with

Rating

Method of manufacturing wafer-level chip-size package and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of manufacturing wafer-level chip-size package and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing wafer-level chip-size package and... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2804107