Semiconductor device manufacturing: process – Bonding of plural semiconductor substrates – Subsequent separation into plural bodies
Reexamination Certificate
2011-03-08
2011-03-08
Gurley, Lynne A (Department: 2811)
Semiconductor device manufacturing: process
Bonding of plural semiconductor substrates
Subsequent separation into plural bodies
C438S455000, C257S347000, C257SE21320
Reexamination Certificate
active
07902042
ABSTRACT:
A method of manufacturing an SOI wafer includes a bonding step, a thinning and a bonding annealing step. Assuming refractive index n1of SiO2as 1.5, refractive index n2of Si as 3.5, and optical thickness tOPof the silicon oxide film2and the SOI layer15in the infrared wavelength region as tOP=n1×t1+n2×t2, the thickness t1of the silicon oxide film2and thickness t2of the SOI layer so as to satisfy a relation of 0.1λ<tOP<2λ, and so as to make (t1×n1)/(t2×n2) fall within 0.2 to 3. By nuclei killer annealing carried out before the bonding annealing, density of formation of oxygen precipitate in the base wafer after the bonding annealing is adjusted to less than 1×109/cm3. This configuration successfully provides a method of manufacturing the SOI wafer having the thin silicon oxide film and the SOI layer, and being less likely to cause warping.
REFERENCES:
patent: 5502331 (1996-03-01), Inoue et al.
patent: 5921773 (1999-07-01), Lee
patent: 5972803 (1999-10-01), Shu et al.
patent: 6140210 (2000-10-01), Aga et al.
patent: 6303468 (2001-10-01), Aspar et al.
patent: 6414373 (2002-07-01), Yamada et al.
patent: 6485807 (2002-11-01), Park
patent: 6492682 (2002-12-01), Akiyama et al.
patent: 6544656 (2003-04-01), Abe et al.
patent: 6808781 (2004-10-01), Mule'Stagno et al.
patent: 7029993 (2006-04-01), Barge et al.
patent: 7288418 (2007-10-01), Barge et al.
patent: 2001/0055859 (2001-12-01), Yamada et al.
patent: 2004/0063298 (2004-04-01), Aga et al.
patent: 2006/0189102 (2006-08-01), Barge et al.
patent: A-5-235007 (1993-09-01), None
patent: 6-295912 (1994-10-01), None
patent: A-8-250505 (1996-09-01), None
patent: 9-64319 (1997-03-01), None
patent: 2002-9081 (2002-01-01), None
patent: A-2003-509838 (2003-03-01), None
patent: WO 00/55397 (2000-09-01), None
patent: WO 03/079447 (2003-09-01), None
Sep. 9, 2010 European Search Report issued in Application No. 05778598.2.
Shimizu et al., “Warpage of Czochralski-Grown Silicon Wafers as Affected by Oxygen Precipitation,” Japanese Journal of Applied Physics, vol. 24, No. 7, Jul. 1985, pp. 815-821.
Aga Hiroji
Enomoto Tatsuo
Imai Masayuki
Kobayashi Norihiro
Takeno Hiroshi
Gurley Lynne A
Miyoshi Jesse Y
Oliff & Berridg,e PLC
Shin-Etsu Handotai & Co., Ltd.
LandOfFree
Method of manufacturing SOI wafer and thus-manufactured SOI... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing SOI wafer and thus-manufactured SOI..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing SOI wafer and thus-manufactured SOI... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2669708