Method of manufacturing semiconductor structures including a pai

Details Method of manufacturing semiconductor structures including a pai Method of manufacturing semiconductor structures including a pai

1998-08-06

2000-08-01

Bowers, Charles

Semiconductor device manufacturing: process

Utilizing varying dielectric thickness

438275, 438279, 438296, 257390, H01L 218234, H01L 27088

Patent

active

060966645

ABSTRACT:
A method for forming a pair of MOSFETs in different electrically isolated regions of a silicon substrate. Each one of the MOSFETs has a different gate oxide thickness. A first layer of silicon dioxide is grown to a predetermined thickness over the surface of the silicon substrate. One portion of the silicon dioxide layer is over a first isolated region and another portion of the silicon dioxide layer being over a second isolated region. An inorganic layer is formed over the silicon dioxide layer extending over the isolated regions of the silicon substrate. A first portion of the inorganic layer is over the first isolated regions and a second portion of the inorganic layer is over the second isolated regions. A photoresist layer is formed over the inorganic layer. The photoresist layer is patterned with a window over the first portion of the inorganic layer. The photoresist layer covers the second portion of the inorganic layer. The inorganic layer is patterned into an inorganic mask by bringing a etch into contact with the patterned photoresist layer to selectively remove the first portion of the inorganic layer an thereby expose an underlying portion of the surface of the silicon substrate while leaving the second portion of the inorganic layer. The inorganic mask is used to selectively remove exposed portions of the grown silicon dioxide. The inorganic mask is removed. A second layer of silicon dioxide is grown over the exposed underlying portion of the silicon substrate to a thickness different from the thickness of the first layer of silicon dioxide. The silicon dioxide layers are patterned into gate oxides for each of a corresponding one of the pair of MOSFETs.

REFERENCES:
patent: 5182234 (1993-01-01), Meyer
patent: 5502009 (1996-03-01), Lin
patent: 5576226 (1996-11-01), Hwang
patent: 5595922 (1997-01-01), Tigelaar et al.
patent: 5637520 (1997-06-01), Cappellitti et al.
patent: 5861347 (1999-01-01), Maiti et al.
patent: 5926729 (1999-07-01), Tsai et al.
Patent Abstracts of Japan, vol. 1996, No. 09, Sep. 30, 1996 & JP 08 130250 A (Fuji Electric Co. Ltd), May 21, 1996.
Patent Abstracts of Japan, vol. 1997, No. 06, Jun. 30, 1997 & JP 09 036243 A (Ricoh Co. Ltd), Feb. 7, 1997.

Affiliated with

Also associated with

Rating

Method of manufacturing semiconductor structures including a pai does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of manufacturing semiconductor structures including a pai, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing semiconductor structures including a pai will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-663568