Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2007-05-08
2007-05-08
Geyer, Scott B. (Department: 2812)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S675000, C257SE21061
Reexamination Certificate
active
10801952
ABSTRACT:
A method of manufacturing a semiconductor device having electrodes penetrating a semiconductor substrate, the method includes the steps of forming a concave portion extending from an active surface of a semiconductor substrate on which an integrated circuit is formed to an interior of the semiconductor substrate, forming a first insulating layer on an inner surface of the concave portion, filling an inner side of the first insulating layer with an electroconductive material so as to form an electrode, exposing a distal end portion of the first insulating layer by etching a rear surface of the semiconductor substrate, forming a second insulating layer on a rear surface of the substrate, and exposing the distal end portion of the electrode by removing the first insulating layer and the second insulating layer from a distal end portion of the electrode.
REFERENCES:
patent: 5231751 (1993-08-01), Sachdev et al.
patent: 5618752 (1997-04-01), Gaul
patent: 5793105 (1998-08-01), Pace
patent: 6087719 (2000-07-01), Tsunashima
patent: 6383837 (2002-05-01), Tsunashima
patent: 6429096 (2002-08-01), Yanagida
patent: 6809421 (2004-10-01), Hayasaka et al.
patent: 6916725 (2005-07-01), Yamaguchi
patent: 7029937 (2006-04-01), Miyazawa
patent: 2988045 (1993-03-01), None
patent: 11-345933 (1999-12-01), None
patent: 2000-510288 (2000-08-01), None
patent: 2000-294522 (2000-10-01), None
patent: 2001-53218 (2001-02-01), None
patent: 2002-025948 (2002-01-01), None
patent: 2002-25948 (2002-01-01), None
patent: 2001-0006877 (2001-01-01), None
patent: 98/19337 (1998-05-01), None
patent: WO 03/079431 (2003-03-01), None
patent: WO 98/19337 (2003-03-01), None
Patent Abstracts of Japan, 2002-025948 (2 pages).
Patent Abstracts of Japan, 2000-294522 (1 page).
Patent Abstracts of Japan, 2001-053218 (1 page).
Patent Abstracts of Japan, 11-345933 (2 pages).
Patent Abstracts of Japan, 05-075014 (2 pages).
Integrated Circuits and Method for Their Fabrication, WO9819337 (1 page).
Office Action issued in counterpart Chinese Patent Application.
Communication from German Patent Office re: related application.
Communication from Korean Patent Office re: related application, no translation.
Geyer Scott B.
Harness & Dickey & Pierce P.L.C.
Seiko Epson Corporation
LandOfFree
Method of manufacturing semiconductor device, semiconductor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing semiconductor device, semiconductor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing semiconductor device, semiconductor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3741868