Semiconductor device manufacturing: process – Making device array and selectively interconnecting
Reexamination Certificate
2011-01-18
2011-01-18
Dickey, Thomas L (Department: 2893)
Semiconductor device manufacturing: process
Making device array and selectively interconnecting
C257SE47001
Reexamination Certificate
active
07871866
ABSTRACT:
Provided is a method of manufacturing a semiconductor device having a switching device capable of preventing a snake current. First, a transition metal oxide layer and a leakage control layer are alternately stacked on a substrate 1 to 20 times to form a varistor layer. The transition metal oxide layer is formed to contain an excessive transition metal compared to its stable state. The leakage control layer may be formed of one selected from the group consisting of a Mg layer, a Ta layer, an Al layer, a Zr layer, a Hf layer, a polysilicon layer, a conductive carbon group layer, and a Nb layer.
REFERENCES:
patent: 4107019 (1978-08-01), Takao et al.
patent: 6579729 (2003-06-01), Goebel et al.
patent: 6631085 (2003-10-01), Kleveland et al.
patent: 2006/0157683 (2006-07-01), Scheuerlein
patent: 05-275711 (1993-10-01), None
patent: 2002-056666 (2002-02-01), None
patent: 1020060042734 (2006-05-01), None
Baek In-Gyu
Jeong Jun-Ho
Lee Jang-eun
Nam Kyung-Tae
Oh Se-Chung
Dickey Thomas L
Myers Bigel Sibley & Sajovec P.A.
Samsung Electronics Co,. Ltd.
Yushin Nikolay
LandOfFree
Method of manufacturing semiconductor device having... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing semiconductor device having..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing semiconductor device having... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2708734