Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2008-05-27
2008-05-27
Huynh, Andy (Department: 2818)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S623000, C438S625000, C438S629000, C257SE23142, C257SE23143, C257SE23144, C257SE23145, C257SE23168, C257SE23169
Reexamination Certificate
active
11346890
ABSTRACT:
The present invention provides a method of manufacturing a semiconductor device and a semiconductor device that allow use of interlayer and interconnect insulating films having a low dielectric constant in forming a dual damascene structure. A first insulating film, a second insulating film, a first-mask forming layer, a second-mask forming layer, a third-mask forming layer, and a fourth-mask forming layer are sequentially deposited over a substrate. The fourth-mask forming layer is patterned to form a fourth mask having an interconnect trench pattern. After a resist mask is formed on the fourth mask, the layers to the second insulating film are etched to open via holes. The third-mask forming layer is etched through the fourth mask to thereby form a third mask having the interconnect trench pattern and to extend the via holes downward partway across the first insulating film. The second-mask forming layer is etched through the fourth mask to thereby form a second mask having the interconnect trench pattern, and the first insulating film that remains under the bottoms of the via holes is removed. Subsequently, the second insulating film is etched through the second mask to thereby form an interconnect trench, and then the second mask is removed.
REFERENCES:
patent: 11-45887 (1999-02-01), None
patent: 2004-063859 (2004-02-01), None
Enomoto Yoshiyuki
Kawashima Hiroyuki
Okamoto Masaki
Depke Robert J.
Huynh Andy
Rockey, Depke & Lyons LLC.
Sony Corporation
Tran Tony
LandOfFree
Method of manufacturing semiconductor device and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing semiconductor device and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing semiconductor device and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3946441