Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2005-11-08
2005-11-08
Dang, Trung (Department: 2823)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S637000, C438S687000, C257S759000, C257S760000, C257S762000, C257SE23145
Reexamination Certificate
active
06962870
ABSTRACT:
A method of manufacturing a semiconductor device comprising forming a protective film on a surface of a lower-layer interconnection, and forming a multilayer-structured film by stacking a first porous film, a first non-porous film, a second porous film, and a second non-porous film on a surface of the protective film in this order, and forming a via hole and an interconnect trench. After a resist mask is removed, protective film exposed at a bottom of the via hole is removed. An upper-layer interconnection of dual damascene structure is formed by embedding an interconnect material in the via hole and the interconnect trench.The first non-porous film includes a first layer has a high etching selectivity ratio relative to the protective film, and a second layer has a high etching selectivity ratio relative to the resist mask and the second porous film.
REFERENCES:
patent: 6287973 (2001-09-01), Aoi
patent: 6515365 (2003-02-01), Higashi et al.
patent: 6525428 (2003-02-01), Ngo et al.
patent: 6737744 (2004-05-01), Fukuyama
patent: 6783862 (2004-08-01), Hedrick et al.
patent: 2004/0094839 (2004-05-01), Fitzsimmons et al.
patent: 2003-100866 (2003-04-01), None
Hasegawa et al.; “Copper Dual Damascene Interconnects with Low-K (KEFF21 3.0) Dielectrics Using Flare™ and an Organo-Silicate Hard Mask”; International Electron Devices Meeting (IEDM), pp. 623-626, (1999).
Masuda Hideaki
Miyajima Hideshi
Nakata Rempei
LandOfFree
Method of manufacturing semiconductor device and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing semiconductor device and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing semiconductor device and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3503416