Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer
Reexamination Certificate
2006-03-07
2006-03-07
Thomas, Tom (Department: 2815)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
On insulating substrate or layer
C438S163000, C438S301000
Reexamination Certificate
active
07008828
ABSTRACT:
In a semiconductor device, typically an active matrix display device, the structure of TFTs arranged in the respective circuits are made suitable in accordance with the function of the circuit, and along with improving the operating characteristics and the reliability of the semiconductor device, the manufacturing cost is reduced and the yield is increased by reducing the number of process steps. A semiconductor device has a semiconductor layer, an insulating film formed contacting the semiconductor layer, and a gate electrode having a tapered portion on the insulating film, in the semiconductor device, the semiconductor layer has a channel forming region, a first impurity region for forming a source region or a drain region and containing a single conductivity type impurity element, and a second impurity region for forming an LDD region contacting the channel forming region, a portion of the second impurity region is formed overlapping a gate electrode, and the concentration of the single conductivity type impurity element contained in the second impurity region becomes larger with distance from the channel forming region.
REFERENCES:
patent: 4394182 (1983-07-01), Maddox, III
patent: 5100820 (1992-03-01), Tsubone
patent: 5247190 (1993-09-01), Friend et al.
patent: 5323042 (1994-06-01), Matsumoto
patent: 5393682 (1995-02-01), Liu
patent: 5399502 (1995-03-01), Friend et al.
patent: 5528397 (1996-06-01), Zavracky et al.
patent: 5583369 (1996-12-01), Yamazaki et al.
patent: 5643826 (1997-07-01), Ohtani et al.
patent: 5686328 (1997-11-01), Zhang et al.
patent: 5705424 (1998-01-01), Zavracky et al.
patent: 5736750 (1998-04-01), Yamazaki et al.
patent: 5830787 (1998-11-01), Kim
patent: 5923962 (1999-07-01), Ohtani et al.
patent: 5949107 (1999-09-01), Zhang
patent: 6001714 (1999-12-01), Nakajima et al.
patent: 6030667 (2000-02-01), Nakagawa et al.
patent: 6166414 (2000-12-01), Miyazaki et al.
patent: 6198133 (2001-03-01), Yamazaki et al.
patent: 6281552 (2001-08-01), Kawasaki et al.
patent: 6287898 (2001-09-01), Sera
patent: 6534789 (2003-03-01), Ishida
patent: 6534826 (2003-03-01), Yamazaki
patent: 1 003 223 (2000-05-01), None
patent: 1 049 167 (2000-11-01), None
patent: 04-369271 (1992-12-01), None
patent: 05-102483 (1993-04-01), None
patent: 6-148685 (1994-05-01), None
patent: 07-130652 (1995-05-01), None
patent: 7-235680 (1995-09-01), None
patent: 08-078329 (1996-03-01), None
patent: 8-274336 (1996-10-01), None
patent: 09-191111 (1997-07-01), None
patent: 09-293600 (1997-11-01), None
patent: 10-092576 (1998-04-01), None
patent: 10-104659 (1998-04-01), None
patent: 10-135468 (1998-05-01), None
patent: 10-135469 (1998-05-01), None
patent: 10-233511 (1998-09-01), None
patent: 10-294280 (1998-11-01), None
patent: 11-191628 (1999-07-01), None
patent: 11-345767 (1999-12-01), None
patent: 11-354442 (1999-12-01), None
patent: WO90/13148 (1990-11-01), None
Shimokawa et al., “Characterization of High-Efficiency Cast-Si Solar Cell Wafers by MBIC Measurement,” Japanese Journal of Applied Physics, vol. 27, No. 5, May, pp. 751-758, 1988.
Hatano et al., “A Novel Self-Aligned Gate-Overlapped LDD Poly-Si TFT With High Reliability and Performance,” IEDM Technical Digest 97, pp. 523-526.
Hermann Schenk et al., “Polymers for Light Emitting Diodes,” EuroDisplay '99 Proceedings, pp. 33-37.
Specifications and Drawings for U.S. Appl. No. 09/619,732, “Semiconductor Device and Manufacturing Method Thereof,” Filed on Jul. 19, 2000.
Specifications and Drawings for U.S. Appl. No. 09/618,930, “Semiconductor Device and Manufacturing Method Thereof,” Filed on Jul. 18, 2000.
Specifications and Drawings for U.S. Appl. No. 09/433,705, “Method of Fabricating a Semiconductor Device,” Filed on Nov. 4, 1999.
Arao Tatsuya
Ono Koji
Suzawa Hideomi
Diaz José R.
Robinson Eric J.
Robinson Intellectual Property Law Office P.C.
Semiconductor Energy Laboratory Co,. Ltd.
Thomas Tom
LandOfFree
Method of manufacturing semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3565135